Principal SoC​/SiP Architect; AI-Assisted Design & Architecture Enablement

Principal SoC/SiP Architect (AI-Assisted Design & Architecture Enablement) About imec Qatar

Imec Qatar is a new regional office where we drive our mission of pioneering innovative semiconductor solutions that lay the foundation for a smarter, greener, and truly AI-driven future.

Specializing in advanced design tools for emerging technologies like silicon photonics and 3D integrated circuits, imec Qatar is at the forefront of chip development. Andwe'redriving the future with intelligent solutions tooptimizeinfrastructure, and deep-tech innovations targeting applications for a sustainable society.
This is more than just a new office
-it'sthe start of an exciting journey. With the launch of imec Qatar, you have the unique opportunity to join us from day one and help shape the future of semiconductor innovation in the region. Be part of the team from the very beginning, joining us as Principal SoC/SiP Architect (AI-Assisted Design & Architecture Enablement)

Join imec's Falcon Research Center in Qatar as Principal SoC/SiP Architect, pioneering the convergence of artificial intelligence and semiconductor design. You will lead the transformation of how RISC-V based System-on-Chip and System-in-Package platforms are conceived, designed, and optimized by developing and deploying AI-assisted methodologies that revolutionize architecture exploration, design space optimization, and system validation.
In this visionary technical leadership role, you'll architect next-generation compute platforms for HPC and Mobile applications while simultaneously building the AI-driven tools, frameworks, and methodologies that enable unprecedented design productivity and innovation. Your work will establish a new paradigm where machine learning accelerates every phase of the SoC/SiP lifecycle—from early architecture exploration through physical implementation and validation.

• AI-Assisted Architecture & Design Innovation
  • Pioneer AI-driven methodologies for SoC/SiP architecture design space exploration and optimization
  • Develop machine learning models for:
  • Automated architecture generation and configuration optimization
  • Performance prediction across workloads and design points
  • Power/performance/area (PPA) optimization using reinforcement learning
  • Floor planning and chiplet placement optimization for SiP designs
  • Workload characterization and hardware-software co-optimization
  • Create surrogate models enabling rapid evaluation of thousands of architecture variants
  • Build AI-assisted frameworks for design validation, verification planning, and bug prediction
• SoC/SiP Architecture Leadership
  • Define reference architectures for RISC-V based SoC and SiP platforms targeting HPC and mobile domains
  • Architect complete systems including:
  • Multi-core CPU subsystems with AI-optimized configurations
  • Memory hierarchies optimised through ML-driven exploration
  • NoC designs generated and optimized using graph neural networks
  • Heterogeneous compute platforms (CPU+GPU+accelerators) with AI-assisted integration
• Design Enablement & Methodology Development
  • Build comprehensive AI-assisted design enablement infrastructure and tool chains
  • Develop automated flows for RTL generation, synthesis optimization, and timing closure using ML
  • Create intelligent debugging and root cause analysis tools leveraging anomaly detection
  • Establish data pipelines capturing design metrics, simulation results, and performance data
• Technical Leadership & Team Development
  • Lead cross-functional initiatives integrating AI/ML researchers, SoC architects, and chip designers
  • Mentor architects and engineers on AI-assisted design methodologies and tools
  • Establish best practices for trustworthy AI in critical design decisions
  • Define metrics and validation frameworks ensuring AI recommendations are reliable and explainable
• Research & Industry Leadership
  • Publish groundbreaking research at premier venues (ISSCC, DAC, ICCAD, ISCA, NeurIPS)
  • Present at industry conferences on AI-assisted design methodologies (Hot Chips, Design Automation Conference)
  • Contribute to open-source ML frameworks for hardware design (e.g., Circuit Net, MLPerf)
• Strategic Program Development
  • Define roadmap for AI-assisted design capabilities…