Modelling Engineer - Interconnect IP

Job Overview:

We are looking for an experienced and highly motivated engineer to join one of the hard-working teams within Systems Engineering, with a strong focus on performance analysis. This role is ideal for someone passionate about deep performance investigations, bottleneck identification, and data-driven architectural insights — alongside developing supporting C++ models.

In this role, your primary responsibility will be performance analysis of next-generation Interconnect IP. You will work closely with architecture, design, and modeling teams to evaluate design trade-offs, identify bottlenecks, improve modeling accuracy, and drive performance validation.

This position is part of the Interconnect Product Team.

The Interconnect team develops Arm’s Core Link Interconnect IP — scalable, high-performance No

Cs designed for intelligent connected systems across markets such as mobile, IoT, networking infrastructure, and automotive. Our solutions are optimized for

• Drive performance analysis of Interconnect IP, including advanced Network-on-Chip designs.
• Evaluate architectural design trade-offs to influence performance and scalability.
• Investigate and identify performance bottlenecks through deep analysis and performance correlation against RTL emulation.
• Collaborate closely with architecture, RTL, and modeling teams to validate performance targets and provide actionable feedback.
• Contribute to C++-based performance models to support performance studies and system-level simulations.
• Build and extend infrastructure and tooling for insightful performance data visualization and analysis.
• Support system-level performance studies in collaboration with internal teams across Arm.
• Contribute to evolving performance analysis methodology and standard processes across Arm’s System IP group.

• Strong hands-on experience in performance analysis and architectural performance tuning.
• Proficiency in C++ programming, particularly performance modeling and simulation.
• Solid understanding of computer architecture, particularly memory subsystems and interconnects.
• Python scripting experience for automation and data analysis.

• Experience with SoC-level performance analysis and tools.
• Familiarity with memory subsystem micro-architecture and performance implications.
• Experience with Verilog/System Verilog RTL, including analysis and debugging in collaboration with design teams.
• Working knowledge of AMBA protocols and transaction-level modeling (System
  
  C/TLM).
• Exposure to Verilog/System Verilog and interaction with RTL design and verification teams.
• Experience mentoring other engineers in performance analysis or modeling efforts.

Arm is committed to global talent acquisition, offering an attractive relocation package. With offices around the world, Arm is a diverse organisation of dedicated, creative and talented engineers. By enabling a dynamic, inclusive, meritocratic, and open workplace, where all our people can grow and succeed, we encourage our people to share their unrivaled contributions to Arm's success in the global marketplace.

Our 10x mindset guides how we engineer, collaborate, and grow. Understand what it means and how to reflect 10x in your work:

At Arm, we want to build extraordinary teams. If you need an adjustment or an accommodation during the recruitment process, please email  To note, by sending us the requested information, you consent to its use by Arm to arrange for appropriate accommodations. All accommodation or adjustment requests will be treated with confidentiality, and information concerning these requests will only be disclosed as necessary to provide the accommodation.

Although this is not an exhaustive list, examples of support include breaks between interviews, having documents read aloud, or office accessibility. Please email us about anything we can do to accommodate you during the recruitment process.

Arm’s approach to hybrid working is designed to create a working environment that supports both high performance and personal wellbeing. We…