Enterprise SerDes Physical Implementation Program Manager

Enterprise Ser Des Physical Implementation Program Manager - 13855

Join to apply for the Enterprise Ser Des Physical Implementation Program Manager - 13855 role at Synopsys Inc
.

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

You are an accomplished engineering leader with a passion for developing next‑generation high-speed interface IP and testchips. With over a decade of hands‑on experience in digital or physical design, you bring a proven track record of technical excellence and successful project delivery, particularly in the advanced nodes (TSMC 16 nm or below). Your expertise spans the full design cycle—from RTL to GDSII—enabling you to anticipate challenges, drive technical solutions, and ensure project success.

You thrive in collaborative, cross‑functional environments, bridging analog, front‑end, CAD teams, and product groups to create best‑in‑class physical implementation flows and methodologies. Your deep understanding of digital architecture, timing, and physical signoff is complemented by advanced scripting and automation skills, ensuring efficiency and quality at every stage. You are comfortable leading initiatives, making timely, autonomous decisions, and adapting quickly to dynamic project demands.

You communicate effectively at all levels, whether guiding peers, partnering with customers, or presenting to leadership. You possess an innate curiosity for technological innovation and a drive for continuous learning, staying at the forefront of industry advances in mixed‑signal IP, high‑speed Ser Des, and process technologies. You are driven by impact, eager to mentor others, and committed to delivering solutions that power the world’s most advanced semiconductor products.

• Managing the physical implementation of high-speed interface IPs and testchips, ensuring successful delivery across advanced process nodes.
• Driving cross‑functional collaboration with analog, digital, CAD, and product teams to optimize flows and resolve design challenges.
• Leading initiatives to advance and standardize best‑in‑class physical implementation methodologies and flows for Ser Des IPs.
• Overseeing development and application of timing constraints and architectures to meet stringent power, performance, and area goals.
• Providing hands‑on technical guidance and mentorship to engineering teams, ensuring project milestones are met on schedule.
• Interfacing with customers and internal stakeholders to communicate project status, manage requirements, and address technical concerns.
• Contributing to continuous improvement of automation, CAD tools, and scripting to enhance efficiency and quality of deliverables.

• Enable on‑time delivery of industry‑leading high‑speed interface IP, powering the next generation of data centers, AI, and networking solutions.
• Advance the adoption of cutting‑edge process technologies and low‑power design techniques, keeping Synopsys at the forefront of semiconductor innovation.
• Drive best practices in physical implementation, improving overall product quality, reliability, and performance.
• Mentor and elevate the skills of engineering teams, fostering a culture of technical excellence and growth.
• Enhance collaboration between cross‑functional teams, streamlining development cycles and accelerating time‑to‑market.
• Directly contribute to customer satisfaction and Synopsys’ reputation for delivering robust, scalable, and high‑performance IP solutions.

• 12+ years of digital or physical design experience, including recent project tape‑outs as a technical driver or project lead.
• Deep knowledge of the full design cycle (RTL to GDSII) at the chip level, with experience in advanced FinFET nodes (TSMC 16 nm or below).
• Strong engineering foundation in digital architecture, implementation…