More jobs:
Memory Subsystem Verification Engineer; SystemVerilog/UVM
Job Description & How to Apply Below
A leading semiconductor company in Markham, Canada is seeking a Verification Engineer for their Memory Subsystem team. In this role, you will design and implement advanced verification environments using System Verilog and UVM methodologies. You will collaborate with cross-functional teams, develop test benches, and ensure comprehensive coverage of memory subsystem solutions. The ideal candidate has strong skills in C/C++, IP verification, and debugging co-verification environments.
This position offers opportunities for career advancement and innovation in a collaborative culture.
#J-18808-Ljbffr
Note that applications are not being accepted from your jurisdiction for this job currently via this jobsite. Candidate preferences are the decision of the Employer or Recruiting Agent, and are controlled by them alone.
To Search, View & Apply for jobs on this site that accept applications from your location or country, tap here to make a Search:
To Search, View & Apply for jobs on this site that accept applications from your location or country, tap here to make a Search:
Search for further Jobs Here:
×