×
Register Here to Apply for Jobs or Post Jobs. X

Senior Design Verification Engineer

Job in Toronto, Ontario, C6A, Canada
Listing for: Talentlab
Full Time position
Listed on 2025-12-25
Job specializations:
  • Engineering
    Systems Engineer, Electronics Engineer, Software Engineer, Test Engineer
Salary/Wage Range or Industry Benchmark: 100000 - 125000 CAD Yearly CAD 100000.00 125000.00 YEAR
Job Description & How to Apply Below

Senior Design Verification Engineer

Our client is a key player in advancing digital technology by accelerating high-performance data communication—from AI and the metaverse to seamless video and beyond. Their technology is foundational to innovation across data-heavy industries such as data centers, AI, networking, storage, 5G, and autonomous vehicles. Known for their cutting-edge solutions and reliable execution, they help shape the future of digital systems.

The Digital Design Verification team fosters a collaborative, growth-oriented culture where engineers are encouraged to take on new challenges, learn continuously, and contribute to impactful projects. This group is dynamic, supportive, and a great fit for professionals looking to build their career in semiconductors.

What You’ll Do

  • Review design specifications and develop robust verification plans.

  • Build test benches, run simulations, and debug failures to uncover design bugs.

  • Take initiative in leading, planning, and coordinating verification tasks with team members.

  • Create behavioral models of analog circuits.

  • Support bit-matching between RTL designs and MATLAB system models.

  • Integrate third-party VIPs for compliance testing of standard protocols.

  • Prepare design IP releases for customer delivery.

  • Collaborate in post-silicon validation and bring-up efforts.

  • Work closely with cross-functional teams—including Design, Systems, Analog, Firmware, and PD—to ensure final verification closure.

  • Continuously improve verification methodologies, tools, and team processes.

What You’ll Need

  • 3 to 8 years of relevant experience in design verification.

  • Strong skills in System Verilog and UVM for constrained-random verification.

  • Experience verifying Ser Des PHYs, DSPs, and mixed-signal analog designs.

  • Knowledge of Ethernet and PCIe protocols is highly desirable.

  • Familiarity with formal verification and power-aware UPF verification techniques.

  • Proficiency in System Verilog, UVM, Python, Perl, C/C++, and GNU Make.

Please reach out to  with your resume if you're a fit for the position and interested in learning more.
#J-18808-Ljbffr
Position Requirements
10+ Years work experience
Note that applications are not being accepted from your jurisdiction for this job currently via this jobsite. Candidate preferences are the decision of the Employer or Recruiting Agent, and are controlled by them alone.
To Search, View & Apply for jobs on this site that accept applications from your location or country, tap here to make a Search:
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)

Job Posting Language
Employment Category
Education (minimum level)
Filters
Education Level
Experience Level (years)
Posted in last:
Salary