Senior Timing & Synthesis Methodology Engineer

A leading semiconductor company in Toronto, Ontario seeks a Senior engineer to oversee timing constraints and synthesis for complex SoCs. You'll develop and validate SDCs, drive synthesis flows, and perform LEC to ensure high-quality deliverables. Strong experience in SDC development, synthesis tools, and STA expertise are essential. The role offers a hybrid working environment, allowing for flexibility while delivering high performance.
#J-18808-Ljbffr