Lead ASIC Verification Architect – IP & RTL Expert

A leading semiconductor design company in Metro Vancouver is seeking an ASIC Digital Verification Principal Engineer. The role involves architecting and making strategic decisions on test bench design, leading verification teams, and collaborating on functional safety standards. The ideal candidate will have over 15 years of experience in ASIC verification, a profound knowledge of protocols such as DDR and PCIe, and proficiency in verification methodologies like UVM.

Competitive compensation and comprehensive benefits are offered.
#J-18808-Ljbffr