×
Register Here to Apply for Jobs or Post Jobs. X

Sr. Staff Engineer, DV Methodology Lead

Job in Austin, Travis County, Texas, 78716, USA
Listing for: Tenstorrent Inc.
Full Time position
Listed on 2025-12-16
Job specializations:
  • Engineering
    Systems Engineer, Software Engineer
Salary/Wage Range or Industry Benchmark: 100000 USD Yearly USD 100000.00 YEAR
Job Description & How to Apply Below

Tenstorrent is leading the industry on cutting‑edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high‑performance RISC‑V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible.

We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.

We’re building the next generation of AI‑optimized CPUs, and we need a verification leader with deep experience navigating complex design validation  Design Verification Lead, you’ll own the verification strategy for our RISC‑V CPU architecture—the technical backbone ensuring our designs meet functional and performance requirements through manufacturing. You’ll partner with our architecture and design teams to develop a comprehensive verification roadmap that identifies and addresses critical design issues early in the cycle, mentor a growing team of verification engineers, and establish the automation infrastructure necessary to maintain iteration velocity.

This leadership role requires someone with substantial hands‑on experience in large‑scale CPU verification who understands both the strategic and tactical dimensions of design validation.

This is a hybrid role in Austin, TX or Santa Clara, CA, with remote possibilities based on qualifications.

We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.

Who You Are
  • You have led testbench development and architectural decisions for complex verification projects. You understand the tradeoffs in testbench structure and have applied that knowledge across multiple significant designs.
  • You have substantial hands‑on experience with System Verilog and UVM. You can verification architectures from first principles and are comfortable optimizing implementations without external references.
  • You recognize infrastructure and automation as critical components of verification effectiveness. You have either built or directly contributed to CAD tools and verification infrastructure that meaningfully improved team productivity.
  • You operate effectively across both strategic planning and implementation. You can engage in architectural discussions with design leadership and independently debug complex verification issues.
What We Need
  • 8+ years of experience in CPU or complex SoC verification. Demonstrated experience closing coverage on designs of comparable complexity and working through silicon‑scale debug cycles.
  • Expert‑level proficiency in System Verilog and UVM. Ability to architect, implement, and optimize test benches independently.
  • Strong scripting skills, particularly Python. Experience building internal tools and automation that enhances team workflows and integrates verification infrastructure.
  • C experience is a plus. Relevant for simulator development or low‑level debug work, but not required if your verification automation practice is well‑established.
What You Will Do and Mentor
  • Verification strategy aligned with silicon outcomes. Developing test benches and coverage strategies that identify critical design issues before manufacturing.
  • Team scaling and process optimization. Building verification libraries, establishing best practices, and determining appropriate investment in automation versus custom test development.
  • Advanced CPU verification methodologies. Working with RISC‑V architectures and emerging design paradigms relevant to AI compute applications.

Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made.

Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity…

To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)

Job Posting Language
Employment Category
Education (minimum level)
Filters
Education Level
Experience Level (years)
Posted in last:
Salary