Sr. ASIC Design Engineer, Cloud-Scale Machine Learning Acceleration - Annapurna Labs
Listed on 2026-01-02
-
Engineering
Systems Engineer, Software Engineer
Join to apply for the Sr. ASIC Design Engineer, Cloud-Scale Machine Learning Acceleration - Annapurna Labs role at Amazon Web Services (AWS)
Utility Computing (UC)
AWS Utility Computing (UC) provides product innovations — from foundational services such as Amazon’s Simple Storage Service (S3) and Amazon Elastic Compute Cloud (EC2), to consistently released new product innovations that continue to set AWS’s services and features apart. As a member of the UC organization, you’ll support the development and management of Compute, Database, Storage, Internet of Things (IoT), Platform, and Productivity Apps services in AWS, including support for customers who require specialized security solutions for their cloud services.
Annapurna Labs (our organization within AWS UC) designs silicon and software that accelerates innovation. Customers choose us to create cloud solutions that solve challenges that were unimaginable a short time ago—even yesterday. Our custom chips, accelerators, and software stacks enable us to take on technical challenges that have never been seen before, and deliver results that help our customers change the world.
DescriptionCustom SoCs (System on Chip) live at the heart of AWS Machine Learning servers. As a member of the Cloud‑Scale Machine Learning Acceleration team you’ll be responsible for the design and optimization of hardware in our data centers, including AWS Inferentia, our custom‑designed machine learning inference datacenter server. Our success depends on our world‑class server infrastructure; we’re handling massive scale and rapid integration of emergent technologies.
We’re looking for an ASIC Design Engineer to help us trail‑blaze new technologies and architectures, while ensuring high design quality and making the right trade‑offs.
- Integrate multiple subsystems into top‑level SOC, ensure correct clock/reset/functional/DFT signal routing
- As a key member of the ASIC design team, implement and deliver high‑performance, area‑and‑power efficient RTL to achieve design targets and specifications.
- Analyze design, microarchitecture or architecture to make trade‑offs based on features, power, performance or area requirements.
- Develop micro‑architecture, implement System Verilog RTL, and deliver synthesis/timing‑clean design with constraints.
- Perform lint and clock domain crossing quality checks on the design.
- Work with architects, other designers, verification teams, pre‑ and post‑silicon validation teams, synthesis, timing and back‑end teams to accomplish your tasks.
- Are familiar with scripting in Python
- Are proficient with assertions
- Have good debug skills to analyze RTL test failures
- Have a "Learn and Be Curious" mindset
Custom SoCs (System on Chip) live at the heart of AWS Machine Learning servers. As a member of the Cloud‑Scale Machine Learning Acceleration team you’ll be responsible for the design and optimization of hardware in our data centers, including AWS Inferentia, our custom‑designed machine learning inference datacenter server. Our success depends on our world‑class server infrastructure; we’re handling massive scale and rapid integration of emergent technologies.
We’re looking for an ASIC Design Engineer to help us trail‑blaze new technologies and architectures, while ensuring high design quality and making the right trade‑offs.
Our team is dedicated to supporting new members. We have a broad mix of experience levels and tenures, and we’re building an environment that celebrates knowledge‑sharing and mentorship. Our senior members enjoy one‑on‑one mentoring and thorough, but kind, code reviews. We care about your career growth and strive to assign projects that help our team members develop your engineering expertise so you feel empowered to take on more complex tasks in the future.
BasicQualifications
- Bachelor's degree in Electrical Engineering or a related field
- 5+ years in RTL design for SOC
- 5+ years of VLSI engineering
- 5+ years with code quality tools including:
Spyglass, LINT, or CDC
- Master's degree or Ph.D. degree in Electrical Engineering or related field
- Experience…
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).