ASIC Verification Engineer – Digital Power, UVM & Formal
Listed on 2026-10-18
-
Engineering
Test Engineer, Electronics Engineer, Hardware Engineer
Qualcomm Technologies, Inc. in Austin seeks an ASIC Design Verification Engineer to lead verification across the lifecycle, from concept to post-silicon support, focusing on digital power IPs and advanced verification methodologies.
Responsibilities include pre-silicon test plan development, test benches with System Verilog/UVM, coverage and assertion modeling, formal verification, UPF power-aware techniques, and process automation to boost efficiency.
We would love to welcome a new ASIC Verification Engineer – Digital Power, UVM & Formal to our group in Austin, TX, United States.
The position is based in Austin, TX, United States.
This opportunity is part of our work in Engineering.
The advertised compensation is 110..
We aim to respond to suitable candidates as soon as possible.
Full responsibilities and requirements are described in the listing above.
Learn more about the ASIC Verification Engineer – Digital Power, UVM & Formal role in the description above.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).