Lead Member of Technical Staff, Advanced DRAM Overlay Engineer

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

We are part of Micron’s Advanced DRAM Process Development organization, enabling future memory scaling through breakthrough overlay technology. Our team works across lithography, bonding, metrology, process integration, and automation to solve complex alignment challenges that shape next-generation DRAM. We combine advanced metrology, data analytics, and process innovation to deliver critical technology capabilities for future memory nodes!

As a Lead Member of Technical Staff, Advanced DRAM Overlay Engineer, you will develop and deploy overlay solutions for future DRAM technologies. You will lead technical projects, influence technology direction, and mentor engineers while partnering with process teams and suppliers. This role offers deep technical ownership, opportunities to develop people, and direct impact on technology development and manufacturing readiness.

• Lead development of overlay solutions for advanced DRAM and bonded device technologies
• Develop overlay specifications, measurement strategies, and process control methodologies
• Apply modeling, experimentation, and data analysis to improve overlay performance and capability
• Collaborate with lithography, metrology, integration, bonding, and manufacturing teams to solve technical challenges
  
  Drive supplier engagement and qualification of new overlay capabilities and technologies

• Bachelor’s degree in engineering, physics, materials science, electrical engineering, chemical engineering, or related field
• 10+ years of experience in overlay, lithography, metrology, process integration, wafer bonding, or related semiconductor technologies
• Experience using data analysis and experimentation to solve complex technical problems
• Understanding of overlay control, process capability, and semiconductor manufacturing fundamentals
• Strong communication skills and ability to influence technical decisions across teams

• Master’s degree or PhD in engineering, physics, materials science, or related field
• Experience with advanced DRAM, wafer bonding, or 3D integration technologies
• Experience with overlay error budgeting, distortion characterization, or advanced metrology methods
• Experience developing process control, automation, or optimization solutions
• Experience Applying Artificial Intelligence or advanced analytics to semiconductor process development

Job Profile(s):
Semiconductor Process Eng MTS - Semiconductor Process Eng SMTS

Relocation Level: TBD

Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave.

Additionally, Micron benefits include a robust paid time-off program and paid holidays.

For additional information regarding the benefit programs available, please see the Benefits Guide posted on Benefits | Micron Technology, Inc

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

To learn about your right to work .

For US Sites Only:
To request assistance with the application process and/or for reasonable accommodations, please contact Micron’s People Organization at  or (select option #3)