Senior DRAM Verification Engineer

Micron Technology in Boise, Idaho is seeking an MTS Design Verification Engineer to lead DRAM verification for next‑generation memory products. You will shape verification strategy, guide methodologies, and collaborate with global teams to deliver high‑quality, scalable solutions. The role requires 8+ years in DRAM or CMOS verification, strong transistor‑level debugging, and experience with Verilog/System Verilog and HSPICE. Advanced degree and Python skills with AI-assisted tools are a plus.
Are you ready to take on the Senior DRAM Verification Engineer – Boise role at Micron Technology, Inc.? Step into the Senior DRAM Verification Engineer – Boise role at Micron Technology, Inc. in Boise, , United States and grow with us. Please review the full job details above before applying. If your experience matches this role, we encourage you to apply.

All applications are reviewed carefully by our team.