Senior Verification Architect, SystemVerilog & UVM

IC Resources is seeking a Senior Staff Verification Engineer based in Bristol, United Kingdom. You will develop System Verilog UVM testbench environments, ensuring verification environments meet all sign-off criteria. This role includes representing the verification perspective in design reviews and contributing to testbench architecture.

We are looking for candidates with a minimum of 7 years’ experience in hardware verification, specifically with UVM and System Verilog. Join a global R&D organization and advance your career in verification strategies.