Senior PMIC Digital Verification Lead
Listed on 2026-10-17
-
Engineering
Test Engineer, Systems Engineer, Electronics Engineer, Quality Engineering
NXP Semiconductors in Chandler, AZ, is seeking a Senior Digital Verification Engineer to lead verification from architecture through signoff for PMICs used in automotive and industrial applications.
The role requires deep expertise in digital design and verification, including System Verilog, UVM, formal methods, and coverage-driven approaches. You will mentor junior engineers and collaborate with global teams on diverse projects.
This opportunity is for the Senior PMIC Digital Verification Lead role at NXP Semiconductors.
Please review the full job details above before applying.
If your experience matches this role, we encourage you to apply.
All applications are reviewed carefully by our team.
The position is based in Chandler, AZ, United States.
This opportunity is part of our work in Engineering.
The advertised compensation is 120..
We aim to respond to suitable candidates as soon as possible.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).