Engineer II - Verification

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually.

We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence. Our company is built by dedicated team players who love to challenge the status quo;

we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Join the dsPIC Microcontroller Business Unit, IP Verification Engineering team as Engineer II-Verification, doing IP level verification, testbench architecture, modeling, simulation, coverage, regression, formal or dynamic simulation (UVM tests), debugging, signoff evidence, and lifecycle support. This role is best suited for candidates with 2.5–5 years of relevant experience in IP design verification, testbench architecture, modeling, simulation, coverage, regression, formal or dynamic simulation, debugging, signoff evidence, and lifecycle support.

In this role, you will independently execute defined assignments and structured troubleshooting, partner with cross-functional teams (architecture, design, product development , validation, and application) across the USA, India, and other global corporate teams to deliver robust verification results, timely project execution, and continuous improvement.

• Architect, develop, and maintain UVM based verification environments and/or Formal verification environments.
• Collaborate with architecture, designer, validation, and applications teams to verify IP and product requirements.
• Develop and maintain verification plans, test strategies and test benches.
• Develop constraint random tests and testbench, assertions and coverage, analyze coverage metrics and drive coverage closure.
• Develop Formal properties, analysis proof results and drive Formal coverage closure.
• Configure, execute, and maintain UVM simulation and/or Formal regressions.
• Debug failures in RTL and testbench, perform root-cause analysis, and collaborate with design and architecture teams to resolve the defects.
• Leverage AI-assisted and machine-learning based automation to improve verification quality, accelerate development and debugging, and reduce verification cycle time.

• Minimum qualifications Bachelor’s degree in Electrical Engineering, Electronics Engineering, Computer Engineering, Computer Science, Physics, Engineering, or a related field with 2.5–5 years of relevant experience in design verification, UVM and/or Formal testbench architecture, modeling, simulation, coverage, regression, debugging, signoff evidence, and lifecycle support.
• Qualified candidates should demonstrate verification architecture, modeling, and simulation, UVM and Formal testbench development, coverage analysis,…