Senior QPU Design Engineer

About IonQ:
IonQ, Inc. [NYSE: IONQ] is the world’s leading quantum platform and merchant supplier - delivering integrated quantum solutions across computing, networking, sensing, and security. IonQ’s newest generation of quantum computers, the IonQ Tempo, is the latest in a line of cutting-edge systems that have been helping customers and partners including Amazon Web Services, and AstraZeneca achieve 20x performance results and accelerate innovation in drug discovery, materials science, financial modeling, logistics, cybersecurity, and defense.

In 2025, the company achieved 99.99% two-qubit gate fidelity, setting a world record in quantum computing performance.

Headquartered in College Park, Maryland, IonQ has operations in California, Colorado, Massachusetts, Tennessee, Washington, Italy, South Korea, Sweden, Switzerland, Canada, and the United Kingdom. Our quantum computing services are available through all major cloud providers, while we also meet the needs of networking and sensing customers across land, sea, air, and space. IonQ is making quantum platforms more accessible and impactful than ever before.

The Role:

We are looking for a Senior QPU Design Engineer to join our Processor Design team at Oxford Ionics, now part of IonQ. You will be responsible for integrating all the features required to operate our quantum computers into complex chips, contributing to the team's mission of advancing the design of high performance quantum processing units. You will work closely with scientists and fabrication engineers to bring new designs for ion trapping chips into production, and you will play an important part in shaping the hardware behind our work building the world's most advanced quantum systems.

Responsibilities:

In this position you will turn operational requirements into chip layout, supporting the delivery of devices that enable new technologies. You will have the opportunity to expand the range of features our chips support, contributing directly to the goal of building utility scale quantum computers.

Guiding chips through the design process, from requirements to layout and tape out Laying out complex multi layer chips, including metal track routing and interfaces with photonics and CMOSCollaborating with scientists to discuss their requirements and settle on specifications

Coordinating with other teams to ensure feasibility and compatibility

Taking charge of projects independently and owning delivery of the final tape out Requirements:

You will need experience translating design requirements into features, alongside hands on experience in chip layout. We are looking for someone who can work across teams to discuss the many aspects of chip design, understand how different parts of a chip influence and constrain one another, take on layout work themselves, and contribute effectively within a fast moving and highly technical team.

You will need to drive the design process, solve problems as they arise, and take responsibility for delivery.

We’re looking for someone who can guide chips through the full design process, from requirements through to layout and tape-out. You will have experience laying out complex, multi-layer chips, including metal-track routing and interfaces with photonics and CMOS. You’ll collaborate with scientists to understand their requirements and agree specifications, while coordinating with other teams to ensure feasibility and compatibility. You’ll also be comfortable taking charge of projects independently and owning the delivery of the final tape-out.

You'd be a great fit with:

Experience in scripted generation of layout, using GDSFactory in Python or similar

Experience using Cadence for IC layout

Experience in ion trap design, photonics design or IC…