Electrical Engineer II - Firmware Verification
Listed on 2026-10-24
-
Engineering
Test Engineer, Hardware Engineer
Select how often (in days) to receive an alert:
Electrical Engineer II - Firmware VerificationLocation:
Danbury, CT, US,
Job
The Leonardo DRS Naval Power Systems business is a trusted provider of innovative naval gas and hybrid power systems, control technology and support solutions for the US Navy and navies around the world.
Job SummaryThe Electrical Engineer II is responsible for a specific technical activity and completion of assigned tasks on time and budget, with a primary focus on firmware and FPGA verification supporting Leonardo DRS programs. Design, develop, execute, and document verification environments, test plans, and test benches to validate digital hardware and embedded firmware designs prior to integration. Apply modern verification methodologies and tools — including UVM (Universal Verification Methodology), System Verilog, to ensure design intent is met and defects are identified early in the development lifecycle.
Use computer-aided engineering and verification software in the performance of assignments.
- Responsible for firmware and FPGA verification activities and completion of assigned tasks on time and budget
- Develop, execute, and maintain verification environments, test benches, and test plans for digital hardware and firmware designs, documenting and reporting results
- Apply modern verification methodologies and tools (e.g., UVM, System Verilog, Python/cocotb, formal verification) to validate design functionality against requirements
- Develop and execute functional and code coverage models to measure verification completeness and identify gaps
- Review customer specifications and requirements, and under direction, develop verification approaches to best support them, including cost and schedule as key variables
- Develop prototypes, test benches, and simulation models to retire key development risks
- Communicate clearly (written and oral) with other company personnel and the customer as required
- May provide technical knowledge and assistance to other engineers and support personnel on verification methodologies and tools
- Bachelor's degree in Electrical Engineering, Computer Engineering, or equivalent combination of education and experience
- 2 years of experience in digital design, FPGA development, or firmware/hardware verification; relevant internship, co-op, or academic project experience is applicable
- Foundational knowledge of digital logic design and verification concepts
- Coursework or hands-on exposure to Hardware Description Languages (VHDL, Verilog, or System Verilog)
- Familiarity with modern firmware/FPGA verification methodologies and tools, such as UVM (Universal Verification Methodology), System Verilog-based test benches, Python-based verification frameworks (e.g., cocotb), or formal verification tools
- Basic understanding of the FPGA/ASIC development flow (simulation, synthesis, timing closure)
- Ability to work independently and collaboratively within a team environment
- Strong analytical, problem-solving, and debugging skills
- Experience with System Verilog Assertions (SVA) and functional/code coverage-driven verification
- Exposure to formal verification tools (e.g., Cadence Jasper Gold, Siemens Questa Formal, or similar)
- Familiarity with version control (Git) and continuous integration/regression frameworks for verification
- Experience with FPGA vendor tool chains (Xilinx Vivado, Intel/Altera Quartus) and HDL simulators (Questa/Model Sim, VCS, Xcelium)
US Citizenship required. This position may require an active DOD security clearance or the ability to obtain such clearance within a reasonable time after commencement of employment.
Taking care of our people is a top priority at Leonardo DRS. We are proud to offer competitive salaries and comprehensive…
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).