×
Register Here to Apply for Jobs or Post Jobs. X

RISC-V CPU Power and Performance Modelling 's Semiconductor Technologies

Job in Doha, Baladīyat ad Dawḩah, Qatar
Listing for: Imec
Full Time position
Listed on 2026-10-31
Job specializations:
  • Engineering
    Electronics Engineer, Systems Engineer, Research Scientist, Hardware Engineer
Salary/Wage Range or Industry Benchmark: 54000 - 82000 QAR Yearly QAR 54000.00 82000.00 YEAR
Job Description & How to Apply Below
Position: RISC-V CPU Power and Performance Modelling for imec's Future Semiconductor Technologies
RISC-V CPU Power and Performance Modelling for imec’s Future Semiconductor Technologies References

[1] M. Brunion et al ., "CMOS 2.0 - Redefining the Future of Scaling," 2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD) , Munich, Germany, 2025, pp. 1-8, doi : 10.1109/ICCAD

[2] S. Li, J. H. Ahn, R.

D. Strong, J.

B. Brockman,

D. M. Tullsen and N. P. Jouppi, " McPAT :
An integrated power, area, and timing modelling framework for multicore and manycore architectures," 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO) , New York, NY, USA, 2009, pp. 469-480.

[3] Lakshminarasimhan, Kartik, et al. "The forward slice core microarchitecture." Proceedings of the ACM International Conference on Parallel Architectures and Compilation Techniques . 2020.

[ 4 ] S. Palacharla , N. P. Jouppi, and J.

E. Smith, “Complexity-Effective Superscalar Processors,” ISCA 1997. [ 5 ]

D. Folegnani and

A. González, “Energy-Effective Issue Logic,” ISCA 2001. [ 6 ] I. Park,

C. L. Ooi, and T. N. Vijaykumar, “Reducing Design Complexity of the Load/Store Queue,” MICRO 2003.

Type of internship
:
PhD internship, Master internship

Duration
: 6 - 9 months

Required educational background
:
Electrotechnics/Electrical Engineering, Computer Science

The reference code for this position is 2026-INT-336
.

Imec allowance will be provided.

Objectives
  • Develop and evaluate technology-aware RISC-V CPU microarchitecture models
  • Correlate key microarchitectural structures with equivalent RTL implementations
  • Characterize their power , performance and area scaling across imec’s future semiconductor technologies
  • Communicate and disseminate research findings through technical presentations, scientific publications, and potential patents.
Candidate Profile
  • Pursuing Masters or PhD in Computer Science/Engineering or equivalent .
  • Knowledge of CPU microarchitecture .
  • Experience with modelling and simulation tools.
  • Some e xperience with RTL .
  • Experience with EDA synthesis and simulation s tools is a plus.
  • Enthusia s m and curiosity for research and computer architecture
  • Strong technical motivation and results driven mindset .

The project will be supervised by researchers at imec in the Compute System Architecture department. imec is a world-renowned research centre for nano-electronics and digital technologies, based in Leuven, Belgium. The student is expected to work from the imec Leuven, Belgium campus full time for a period of 6-9 months, beginning as soon as possible.

References

[1] M. Brunion et al ., "CMOS 2.0 - Redefining the Future of Scaling," 2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD) , Munich, Germany, 2025, pp. 1-8, doi : 10.1109/ICCAD

[2] S. Li, J. H. Ahn, R.

D. Strong, J.

B. Brockman,

D. M. Tullsen and N. P. Jouppi, " McPAT :
An integrated power, area, and timing modelling framework for multicore and manycore architectures," 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO) , New York, NY, USA, 2009, pp. 469-480.

[3] Lakshminarasimhan, Kartik, et al. "The forward slice core microarchitecture." Proceedings of the ACM International Conference on Parallel Architectures and Compilation Techniques . 2020.

[ 4 ] S. Palacharla , N. P. Jouppi, and J.

E. Smith, “Complexity-Effective Superscalar Processors,” ISCA 1997. [ 5 ]

D. Folegnani and

A. González, “Energy-Effective Issue Logic,” ISCA 2001. [ 6 ] I. Park,

C. L. Ooi, and T. N. Vijaykumar, “Reducing Design Complexity of the Load/Store Queue,” MICRO 2003.

Type of internship
:
PhD internship, Master internship

Duration
: 6 - 9 months

Required educational background
:
Electrotechnics/Electrical Engineering, Computer Science

Supervising scientist(s):
Kartik Lakshminarasimhan (Kart)

The reference code for this position is 2026-INT-336
.

Imec allowance will be provided.

imec's cleanroom
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary