×
Register Here to Apply for Jobs or Post Jobs. X

ASIC Digital Design, Sr Staff Engineer

Job in 5600, Eindhoven, North Brabant, Netherlands
Listing for: Synopsys
Full Time position
Listed on 2026-07-17
Job specializations:
  • Engineering
    Test Engineer, Hardware Engineer, Electronics Engineer
Salary/Wage Range or Industry Benchmark: 90000 - 130000 EUR Yearly EUR 90000.00 130000.00 YEAR
Job Description & How to Apply Below
We Are
Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI‑powered products. We deliver industry‑leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.

You Are
You have spent years verifying digital hardware that ships in production silicon, where missed corner cases have real consequences. You understand that verification requires building strategies that prove designs work before tape‑out, not just running tests. You work effectively with UVM test benches, formal verification, and assertion‑based methodologies to validate complex IP components.

You are comfortable taking IP component and subsystem specifications and developing suitable verification approaches. You can distinguish between testbench issues and design defects, and you communicate findings clearly to design teams. Security matters to you as a technical discipline, and you understand that embedded security IP requires different verification approaches. At Synopsys, you will work on security IP protecting devices across automotive, mobile, networking, and IoT applications with an experienced Eindhoven team.

What You’ll Be Doing

Design and execute verification strategies for complex security IP subsystems with digital components including cryptographic cores, random number generators, interface modules and memories

Build and maintain UVM test benches, assertion‑based verification environments, and formal verification flows for IP subsystems

Develop test plans, test specifications, and coverage models that map to product requirements

Automate regression environments using scripting to ensure continuous verification across design iterations

Run verification tests in both simulator environments and on FPGA platforms

Debug failures at the RTL and testbench level, working directly with design engineers and architects to root‑cause and resolve defects

Apply formal verification techniques to prove properties and corner cases that simulation cannot easily reach

Support embedded software and driver verification to ensure hardware‑software integration works correctly in real system contexts

The Impact You Will Have

Your verification strategies will catch critical bugs before product release or tape‑out, protecting Synopsys customers from costly silicon respins and security vulnerabilities in production devices

The test plans and coverage models you build will define the quality bar for security IP used in automotive, mobile, and IoT systems worldwide

Your automation work will accelerate regression cycles and free up engineering time for deeper verification challenges

The formal verification flows you develop will prove correctness in areas where simulation alone is insufficient, raising confidence across the product line

Your collaboration with design and architecture teams will shape IP that meets both functional and security requirements from the start

The debugging and root‑cause analysis you perform will directly improve design quality and reduce time to market

Your expertise will help the Eindhoven team stay ahead of evolving security threats and verification methodologies

What You’ll Need

Bachelor’s or Master’s degree in Electrical Engineering or Computer Science with 6+ years of hands‑on verification experience

Proven track record verifying digital hardware IP components through multiple tape‑outs or product releases

Deep expertise in System Verilog, UVM, assertion‑based verification, coverage‑driven methodology, and formal verification techniques

Strong understanding of IC design flows, RTL design principles, and the handoff between verification and implementation

Experience automating verification flows and building regression environments using scripting languages like Python, Perl, or TCL

Solid knowledge of embedded hardware and software environments, including how IP integrates into SoC architectures

Knowledge of security protocols, cryptographic algorithms, or embedded security…
Note that applications are not being accepted from your jurisdiction for this job currently via this jobsite. Candidate preferences are the decision of the Employer or Recruiting Agent, and are controlled by them alone.
To Search, View & Apply for jobs on this site that accept applications from your location or country, tap here to make a Search:
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary