Senior IC Verification Engineer - SystemVerilog/UVM Expert
-
Engineering
Test Engineer
Job Description & How to Apply Below
The ASIC Product Division in Broadcom is seeking qualified individuals to contribute to SoC and IP development programs. You will join a high‑performance design team delivering state‑of‑the-art subsystems for AI and storage chips.
Responsibilities include building verification environments with System Verilog and UVM, designing verification classes, implementing coverage and assertions, and developing random test cases.
This role, Senior IC Verification Engineer
- System Verilog/UVM Expert at Broadcom Inc., could be your next career step.
This opportunity is part of our work in Engineering.
The advertised compensation is 110..
We aim to respond to suitable candidates as soon as possible.
Full responsibilities and requirements are described in the listing above.
Learn more about the Senior IC Verification Engineer
- System Verilog/UVM Expert role in the description above.
We appreciate your interest in this position.
Position Requirements
10+ Years work experience(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
View / Apply for Jobs
Matching My Jurisdiction