CPU Formal Verification Engineer

Join to apply for the CPU Formal Verification Engineer role at Intel Corporation

Join Intel's Silicon Engineering Group (SiG) – the powerhouse behind the world’s most advanced processors. As part of this elite engineering organization you’ll be at the forefront of semiconductor innovation, transforming cutting‑edge concepts into the silicon that drives everything from personal devices to massive data centers and emerging edge technologies.

Architect the future of server computing by contributing to Intel’s next‑generation server CPUs – the engines powering cloud infrastructure, AI workloads, and enterprise computing worldwide. Working with industry‑leading process technologies, you will help deliver the performance breakthroughs that keep Intel at the forefront of the server market.

• Conduct verification of IP and/or SoC microarchitecture using formal verification tools, methodologies, and technologies based on model checking and equivalence checking algorithms.
• Create comprehensive formal verification test and coverage plans, including definition of scope, strategy, and techniques.
• Develop abstraction models for convergence on the design, carve out the right boundaries, and track, verify, and apply abstraction techniques.
• Develop formal proofs to implement the verification plan, review completed proofs, and develop new formal verification methodologies.
• Perform convergence on design by creating formal verification methodology, abstraction, and simulation techniques.
• Find and implement corrective measures to resolve failing tests.
• Collaborate with architects, RTL developers, and physical design teams to improve verification of complex architectural and microarchitectural features.
• Document test plans and drive technical reviews of plans and proofs with design and architecture teams.
• Maintain and improve existing functional verification infrastructure and methodology.
• Understand binary decision diagrams (BDD) and data flow graphs (DFG) for data paths and resolve BDD complexity on arithmetic.
• Apply understanding of modeling architecture to simplify and model the problem and use tools to formally prove protocols and architectures.

• Intellectual Curiosity – Question assumptions, dig deeper, and identify verification gaps others might miss.
• Collaborative Excellence – Thrive in cross‑functional partnerships, working seamlessly with architects, designers, and fellow verification engineers.
• Technical Leadership – Distill complex formal verification concepts into clear, actionable insights for diverse technical audiences.
• Adaptive Innovation – Pivot gracefully when designs evolve, turning challenges into opportunities for verification breakthroughs.
• Results‑Driven Impact – Obsess with delivering verification quality that gives Intel absolute confidence in our silicon.

• B.S. in Computer/Electrical Engineering or STEM degree with 6+ years of experience in the listed areas.
• M.S. in the same fields with 4+ years of experience.
• Ph.D. in the same fields with 6+ months of experience.

• Computer architecture knowledge with emphasis on out‑of‑order processor execution, memory hierarchy, and memory management.
• Hands‑on experience with industry‑standard formal verification tools such as Jasper Gold, Questa Formal, VC Formal.
• Experience with formal abstractions and other complexity reduction techniques.
• Experience with a hardware modeling language (Verilog, VHDL, System Verilog) and industry‑standard logic simulation tools.
• Experience in assertion writing, checker development, coverage analysis, failure debug, and root‑cause analysis.

• Knowledge of Intel Architecture ISA and system architecture, x86 assembly language.
• Post‑silicon debugging and analysis.
• Research publications, patent filings, or evidence of personal technical innovation in validation methodology advancement.
• Experience applying sequential equivalence checking in complex micro‑architectures.
• Programming experience in at least one language: C/C++, Perl, Python, Ruby, Java, TCL, etc.
• Intel or industry experience in pre‑silicon verification of CPU…