Pathfinding Engineer; Intel

Position: Pathfinding Engineer (Intel Contract)
#
** Welcome!**## .The Silicon and Platform Engineering (SPE) team stands at the forefront of Intel's semiconductor innovation, driving the development and optimization of cutting-edge silicon technologies that power the world's most advanced computing solutions. As a critical bridge between design and manufacturing, SPE ensures Intel's processors meet the highest standards of performance, reliability, and quality. Our team of world-class engineers tackles the most complex challenges in silicon validation, leveraging state-of-the-art debug methodologies and pioneering new techniques that define industry standards.

Within SPE, the Pathfinding Engineer plays a pivotal role in advancing our post-silicon analysis capabilities, developing breakthrough tools and methodologies that enable rapid debug, failure analysis, and fault isolation (Debug/FA/FI). This position offers the unique opportunity to work at the intersection of hardware engineering and technology innovation, directly contributing to the silicon solutions that will shape the future of computing, artificial intelligence, and digital transformation across industries worldwide.

*
* Position Overview:

** Pathfinding Engineer to lead post-silicon debug initiatives and advance optical tools development. This role combines hands-on technical expertise with strategic innovation to solve complex semiconductor challenges. We're seeking a skilled
** Key Responsibilities
** Apply deep product architecture knowledge to identify failures efficiently and accurately.
* Partner closely with FIB, test, and design engineering teams to analyze and resolve complex issues.
* Translate technical findings into clear, actionable insights for stakeholders.
* Ensure customer requirements are understood and delivered on schedule.
* Lead development projects that advance post-silicon debug capabilities.
* Prepare for paradigm shifts in process technology roadmaps to ensure successful product launches.
* Create new test patterns, software solutions, and proof-of-concept demonstrations.
* Provide cross-functional technical leadership and knowledge sharing.

Define current and future debug lab requirements for Intel.
*
* What We're Looking For:

*
* * Self-motivated professional who thrives with minimal supervision.
* Strong passion for semiconductor design and deep technical curiosity.
* Excellent communication and collaboration skills.
* Eagerness to learn and adapt to emerging technologies.

Exceptional problem-solving abilities and analytical thinking.
** Minimum Qualifications
*** US Citizenship Required.
* Bachelors of Science degree in electrical/electronic engineering, computer engineering/science or any STEM related field of study.
* 2+ years of hands-on experience in any of the following:  + Computer architecture (x86) VLSI circuit design or device physics or process engineering.  + Working knowledge of Computer systems (i.e., Windows, LINUX, and UNIX).  +

Experience with one of the following program languages (Python, Java, or C++).
* 4+ years of hands-on experience in any of the following:  + Post silicon debug methodology.  + Technology Pathfinding experience.  +

Experience with product improvements to enhance performance, yield, quality, or reliability.  +

Experience with of next generation Si, Product, and Package technologies.  +

Experience with failure analysis fault isolations or debug tool sets.
** Preferred Qualifications
*** Post Graduate degree in Electrical / Computer Engineering or any STEM related degree.
* Experience Influencing the IP/SoC design decisions and/or pre-/post- validation methods by doing validation gap analysis.
* Strong hands-on lab experience.
* Experience with CAD tools:
Cadence Allegro or Mentor Expedition, or equivalent.
* Statistical/data analysis (MATLAB, Excel, JMP, etc.).
* Experience in automation and test/integration methodologies.
* Experience developing validation methodologies and infrastructure solutions.
* Test plan and test development experience.
* System and/or

Functional area

experience.
#J-18808-Ljbffr