×
Register Here to Apply for Jobs or Post Jobs. X

Sr. SerDes Characterization and Validation Engineer; Silicon Engineering

Job in Irvine, Orange County, California, 92713, USA
Listing for: SpaceX
Full Time position
Listed on 2025-12-02
Job specializations:
  • Engineering
    Systems Engineer, Electrical Engineering, Software Engineer, Electronics Engineer
Job Description & How to Apply Below
Position: Sr. SerDes Characterization and Validation Engineer (Silicon Engineering)

Space

X was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today Space

X is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.

SR. SERDES CHARACTERIZATION AND VALIDATION ENGINEER (SILICON ENGINEERING)

At Space

X we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the world’s most advanced broadband internet system. Starlink is the world’s largest satellite constellation and is providing fast, reliable internet to millions of users worldwide. We design, build, test, and operate all parts of the system – thousands of satellites, consumer receivers that allow users to connect within minutes of unboxing, and the software that brings it all together.

We’ve only begun to scratch the surface of Starlink’s potential global impact and are looking for best-in-class engineers to help maximize Starlink’s utility for communities and businesses around the globe.

We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). In this role, you will be developing cutting-edge next-generation ASICs for deployment in space and ground infrastructures around the globe. These chips are enabling connectivity in places it has previously not been available, affordable or reliable.

Your efforts will help deliver cutting-edge solutions that will expand the performance and capabilities of the Starlink network.

RESPONSIBILITIES:

  • Bring up, validate and characterize high speed Ser Des blocks in new and existing silicon chips
  • Develop test methods to evaluate performance and calculate operating margins of high-speed serial interfaces (Ser Des) across PVT and additional environmental conditions specific to space applications
  • Work closely with the ASIC design team to add/improve testability and define various loopback and test infrastructure logic to ensure adequate silicon test coverage
  • Work closely with electrical design team to review signal integrity, power integrity and radiated/conducted emissions concerns as well as propose design changes or operational workarounds
  • Evaluate new Ser Des IP from internal and external IP providers and test for logical and electrical compatibility with existing chips and FPGAs
  • Write software routines (Python, C/C++) to bring up and validate the Ser Des while working with the software cross functional team members to help integrate Ser Des drivers in the software track

BASIC QUALIFICATIONS:

  • Bachelor's degree in electrical engineering, computer engineering or computer science
  • 5+ years of professional experience working on Ser Des platforms

PREFERRED SKILLS AND EXPERIENCE:

  • Advanced degree in electrical engineering, computer engineering, or computer science
  • Experience working with various high speed Ser Des architectures (NRZ, PAM4) and protocols
  • Working knowledge of Serdes block, e.g. CTLE, DFE, FFE, CDR and PLLs, their characterization and debug.
  • Very good working knowledge of test and measurement equipment such as high-speed Oscillators, BERTs
  • Understanding of Ser Des calibration, including how equalization parameters are chosen
  • Working knowledge of Ser Des Signal Integrity eye diagrams, Bathtub Curves, etc.
  • Working experience with ethernet, PCIe and other high-speed protocol layers is a definite plus
  • Ability to study and analyze internal and external resources to lead Ser Des IP selections and discussions
  • Experience writing comprehensive test reports covering test boundary conditions and test results
  • Strong debugging and problem-solving skills

ADDITIONAL REQUIREMENTS:

  • Must be willing to work extended hours and weekends as needed

COMPENSATION AND BENEFITS:

Pay range:
ASIC/FPGA Engineer/Senior: $ - $/per year

Your actual level and base salary will be determined on a case-by-case basis and may vary based on the following considerations: job-related knowledge and skills, education, and experience.

Base salary is just one part of your total rewards package  may also be…

To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)

Job Posting Language
Employment Category
Education (minimum level)
Filters
Education Level
Experience Level (years)
Posted in last:
Salary