FPGA Engineer – SDR Development
Listed on 2026-11-04
-
Engineering
Electronics Engineer, Hardware Engineer, Systems Engineer, Test Engineer
As an FPGA Engineer you will develop next-generation SDR communication payloads for future scientific missions, including deep-space, lunar, and Mars communication systems. Your FPGA designs will directly enable high-throughput waveform processing, multi-channel SDR operations, and real-time RF performance in the harsh radiation and thermal environment of space.
In this role in our California team, you will report to the Principal Embedded Systems Engineer . You will work closely with system, RF, hardware, and software engineers in a multidisciplinary environment to implement, integrate, and verify high-performance FPGA designs that support signal processing, data handling, and hardware interfaces for space SDR and telecom systems.
Specific duties include (but are not limited to):
- Develop, implement, and maintain FPGA designs using Verilog, System Verilog, or VHDL for space SDR and telecom systems
- Design and integrate digital signal processing (DSP) functions such as filtering, modulation/demodulation, channelization, and rate conversion
- Implement high-speed digital interfaces (e.g., JESD
204, LVDS, SPI, I2C, Ethernet, Space Wire, or similar) and ensure reliable data transfer between FPGA and peripheral devices - Perform simulation, verification, and documentation of FPGA designs using tools such as Questa Sim, and Vivado Simulator (including testbench development and verification plans and artifacts)
- Support synthesis, place-and-route, timing closure, constraint development, and static timing analysis
- Integrate FPGA designs with embedded processors, firmware, and software; collaborate across multidisciplinary teams to deliver end-to-end system functionality
- Support hardware bring-up, lab validation, debugging, and system-level testing (including RF performance and environmental qualification)
- Analyze and optimize FPGA resource utilization, latency, throughput, and power consumption to meet system requirements
- Operate laboratory instrumentation (e.g., oscilloscopes, logic analyzers, spectrum analyzers) to support validation and debugging activities
- Develop and maintain design documentation, including requirements traceability matrices, interface control documents, and verification artifacts
- Prepare and present FPGA design details at engineering design reviews (e.g., PDR, CDR)
- Execute assigned tasks independently while coordinating priorities with technical leadership and project schedules
- Support next-generation processor selections and FPGA architecture updates
- Bachelor’s or Master’s Degree in Electrical Engineering, Computer Engineering, or related fields
- At least 5+ years of experience in FPGA design and development in a professional or research environment
- U.S. Citizenship or U.S. Permanent Residency is required
- Excellent written and oral communication in English
- Team player and a “Do what it takes” attitude
- Proficiency in Verilog, System Verilog, or VHDL and experience with FPGA tool chains (e.g., Xilinx Vivado) including synthesis, implementation, and timing closure
- Experience with high-speed digital interfaces (e.g., JESD
204, LVDS, Ethernet, Space Wire, or similar) - Experience designing and implementing digital signal processing (DSP) algorithms in FPGA or fixed-point implementations
- Understanding of fixed-point arithmetic and numerical effects in FPGA implementations
- Experience with FPGA verification and validation, including simulation, testbench development, and lab bring-up/debug
- Strong understanding of digital design fundamentals, including clock domain crossing, reset strategies, IP integration, and HW/SW interfacing
- Ability to read and interpret system requirements, schematics, and interface specifications
- Strong documentation…
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).