×
Register Here to Apply for Jobs or Post Jobs. X

Senior ASIC Physical Layout Engineer

Job in 1001, Lausanne, Canton de Vaud, Switzerland
Listing for: TalentCloud Group
Full Time position
Listed on 2026-10-05
Job specializations:
  • Engineering
    Electronics Engineer, Hardware Engineer, Systems Engineer, Electrical Engineering
Salary/Wage Range or Industry Benchmark: 120000 - 180000 CHF Yearly CHF 120000.00 180000.00 YEAR
Job Description & How to Apply Below
About the job Senior ASIC Physical Layout Engineer

Senior ASIC Physical Layout Engineer

Location:
Lausanne Area / Western Switzerland (Flexible working culture)

Permanent Position

Are you an experienced Layout Engineer looking to work on cutting-edge mixed-signal ASICs that push the boundaries of ultra-low-power technology?

I'm currently supporting a highly respected Swiss technology organization in their search for a Senior ASIC Physical Layout Engineer to join an experienced multidisciplinary IC design team developing next-generation semiconductor solutions.

This is an opportunity to work somewhere that combines the technical challenges of advanced R&D with the stability and long-term vision of an established organization.

What you will be working on
  • Lead top-level physical layout integration for advanced mixed-signal ASICs
  • Drive floor planning, chip finishing and physical verification through to successful tape-out
  • Solve complex DRC/LVS/ERC challenges across advanced CMOS technologies
  • Collaborate closely with Analog, RF, Digital and System Designers
  • Contribute to ultra-low-power SoCs, imaging devices and advanced RF technologies
  • Help shape physical design methodologies and layout best practices
What we're looking for:
  • Strong experience delivering full-chip or top-level IC layout
  • Expertise with Cadence Virtuoso (Virtuoso XL)
  • Experience with mixed-signal, Analog and/or RF ASICs
  • Knowledge of advanced CMOS technologies
  • Proven experience supporting successful tape-outs
  • Experience resolving complex LVS issues and top-level integration is highly valued
Nice to have:
  • Ultra-Low Power (ULP) design
  • Advanced process nodes
  • RF layout optimization
Why consider this opportunity?
  • Work on genuinely innovative semiconductor technology
  • Join an internationally recognized Swiss engineering organization
  • Collaborative, highly technical environment
  • Opportunity to influence future IC development
Position Requirements
10+ Years work experience
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary