Senior AMS DV Engineer — Mixed-Signal Verification
Listed on 2026-10-13
-
Engineering
Test Engineer, Electronics Engineer
Apple located in London is seeking a forward-thinking Design Verification Engineer to enable bug-free first silicon for mixed-signal designs. You will define verification environments, write test scenarios and assertions, and collaborate closely with Analog and Digital Design engineers to deliver robust validation.
The role emphasizes System Verilog/UVM-based verification, constrained random testing, and lab bring-up in a cutting-edge AMS DV team focused on innovative verification techniques.
We are seeking a motivated Senior AMS DV Engineer — Mixed-Signal Verification to join Apple in Greater London, England, United Kingdom.
Full responsibilities and requirements are described in the listing above.
Learn more about the Senior AMS DV Engineer — Mixed-Signal Verification role in the description above.
We appreciate your interest in this position.
Join Apple and contribute to our ongoing work.
Take a moment to read everything above and see whether this role is right for you.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).