EMIR & Power Integrity Engineer SoC Signoff
Listed on 2026-10-19
-
Engineering
Electronics Engineer, Systems Engineer, Electrical Engineering
Deel is seeking an EMIR / Power Integrity Engineer to join our SoC physical design team. You will lead PDN planning, IR drop analysis, EMIR verification, and signoff for advanced semiconductor designs to ensure reliable power delivery across the chip.
You will collaborate with PD, CAD, RTL, Package, and Reliability teams, automate flows with Tcl/Python, and support advanced nodes while driving ECO-based improvements toward signoff-quality designs.
Our team is growing, and we are hiring a EMIR & Power Integrity Engineer for SoC Signoff in Greater London, England, United Kingdom.
This is a great position to take on the EMIR & Power Integrity Engineer for SoC Signoff role at Deel.
As a EMIR & Power Integrity Engineer for SoC Signoff, you will play an important part at Deel in Greater London, England, United Kingdom.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).