Design Verification Engineer at AMD

Elevate your engineering career with AMD as a Design Verification Engineer. Focus on PCIe interface verification for cutting-edge interconnect designs in an inclusive work environment.

In this role, you will join AMD's innovative PCIe Verification team, playing a key role in high-speed interconnect designs for CPUs, GPUs, and accelerators. Your responsibilities will involve collaborating with various teams, debugging issues, and ensuring functional verification, all aimed at achieving first-pass silicon success on revolutionary technologies.

Key Responsibilities:

• Develop and maintain UVM-based test benches for PCIe IPs

• Write functional coverage and System Verilog assertions for PCIe protocols

• Debug RTL and testbench issues across simulated environments

• Drive functional and code coverage closure, analyze regression results

• Collaborate on specification reviews and feature bring-up

Requirements:

• Verification experience with PCIe or high-speed interconnect IPs

• Hands-on experience in System Verilog and UVM

• Familiarity with Ser Des/PHY concepts and interfaces

• Experience in link training and equalization activities

• Bachelor’s or Master’s in Computer/Electrical Engineering

Apply your expertise in verification methodologies to help shape the future of AMD’s interconnect technologies.
#J-18808-Ljbffr