Analog Design, Architect

Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.

You have spent more than a decade making memory interfaces work in silicon, not just in simulation. You know the difference between a PHY that measures well on paper and one that actually survives customer bring-up at 4am with signal integrity issues no one predicted. When a test chip comes back and the eye diagram looks nothing like the model, you are the person who figures out why, and you do it methodically, without drama.

You think about layout like it is part of the circuit, because you have seen too many designs fail because someone treated it as an afterthought. Power delivery, ground bounce, coupling, these are not abstract concepts to you. They are the reasons you ask specific questions during floorplan reviews and push back when something does not add up.

You have debugged enough silicon to know that the best architecture decisions happen early, when you still have room to optimize for power, performance, and area without heroics later. You mentor without gatekeeping. You collaborate across time zones without losing clarity. At Synopsys, you will work on HBM interfaces that power the AI systems being built right now, and the team you join is global, technical, and expects you to lead.

• Drive silicon-to-simulation correlation for HBM PHY test chips, identifying root causes when measured results diverge from models and feeding findings back into design methodology
• Support customer silicon bring-up and debug, working directly with engineering teams to diagnose signal integrity, power integrity, and functional issues in real deployment scenarios
• Define architecture for next-generation HBM PHY products, making tradeoffs across power, performance, and area that hold up in silicon, not just spreadsheets
• Design and validate analog and mixed-signal circuit blocks for high-speed memory interfaces, including PLLs, DLLs, drivers, receivers, and voltage regulators
• Collaborate with layout engineers to ensure circuit performance is preserved through physical implementation, reviewing and guiding floorplan, routing, and parasitic extraction
• Work with a cross-functional, multi-site team including digital designers, verification engineers, and product architects to deliver integrated PHY IP on aggressive schedules
• Mentor mid-level and junior analog designers, reviewing schematics, sharing debug techniques, and building design knowledge across the team

• Your architecture decisions will define the power and performance profile of HBM interfaces used in AI training and inference systems shipping in the next two years
• Your silicon correlation work will tighten the gap between simulation and reality, reducing respins and increasing first-pass success rates across the product line
• Your customer debug support will directly unblock production schedules for companies building next-generation data center and AI hardware
• Your circuit designs will be integrated into IP that ships in millions of devices, powering memory bandwidth at the edge of what is physically possible today
• Your layout-aware design approach will reduce late-stage surprises and improve yield, saving months of schedule and significant engineering cost
• Your mentorship will raise the technical bar for the entire analog design team, building institutional knowledge that outlasts any single project
• Your collaboration across a global team will help Synopsys maintain its position as a leading provider of high-speed interface IP in a market with no room for second place

• MS or PhD in Electrical Engineering, with a focus on analog, mixed-signal, or RF circuit design
• 12+ years of hands-on experience designing analog and mixed-signal circuits for memory interfaces or high-speed die-to-die links
• Proven track record debugging silicon for memory interfaces, including root cause analysis of signal integrity, power integrity, and functional failures
• Deep understanding of how layout parasitics, substrate coupling, and power delivery affect circuit performance, with experience reviewing and guiding physical…