×
Register Here to Apply for Jobs or Post Jobs. X

Principal Engineer, ASIC Physical Design

Job in Minneapolis, Hennepin County, Minnesota, 55400, USA
Listing for: Micron Technology
Full Time position
Listed on 2026-10-08
Job specializations:
  • Engineering
    Electronics Engineer, Systems Engineer, Hardware Engineer, Test Engineer
Salary/Wage Range or Industry Benchmark: 180000 - 260000 USD Yearly USD 180000.00 260000.00 YEAR
Job Description & How to Apply Below

Job Summary

This position supports Micron’s DRAM Tester Solutions group, focusing on physical design implementation for processors, controller architectures, and ASICs. The role is responsible for full‑chip and block‑level physical design closure, low‑power implementation, timing, power, and signal integrity signoff, and successful tape‑out across advanced technology nodes.

Responsibilities
  • Lead block‑level and full‑chip physical design including floor planning, placement, CTS, routing, and tape‑out.
  • Drive timing closure across multiple modes and corners using industry‑standard STA tools.
  • Perform power integrity, IR/EM, and power grid closure to meet signoff requirements.
  • Develop and optimize APR flows, scripts, and methodologies for PPA improvements.
  • Own subsystem or full‑chip closure work while coordinating with cross‑functional teams.
Minimum Qualifications
  • Bachelor’s degree or Master’s degree or equivalent experience in Electrical Engineering, Electronics, or Computer Architecture.
  • Minimum of 15 years of hands‑on ASIC physical design implementation experience.
  • Proven experience with multiple production tape‑outs in advanced process nodes.
  • Strong expertise in low‑power design techniques including UPF/CPF and multi‑voltage systems.
  • Proficiency in scripting languages such as Tcl, Perl, or Python for flow automation.
Preferred Qualifications
  • Experience with Synopsys and Cadence physical design and timing tools.
  • Hands‑on physical verification closure using Calibre and power integrity analysis tools.
  • Experience with IR/EM signoff and resolution at block and full‑chip level.
  • Background in memory tester designs, high‑speed interfaces, or microprocessor architectures.
  • Experience developing and enabling APR flows for new technology nodes.
Job Profile(s)

ASIC Engineer 5

Relocation Level

TBD

Benefits

Micron offers a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time‑off program and paid holidays.

EEO

Statement

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary