×
Register Here to Apply for Jobs or Post Jobs. X

PCB Layout Engineer

Job in Mountain View, Santa Clara County, California, 94039, USA
Listing for: Acceler8 Talent
Full Time position
Listed on 2026-11-04
Job specializations:
  • Engineering
    Hardware Engineer, Electronics Engineer
Salary/Wage Range or Industry Benchmark: 140000 - 210000 USD Yearly USD 140000.00 210000.00 YEAR
Job Description & How to Apply Below

We’re working with an early-stage AI compute company developing a full-stack platform built around system-on-wafer architecture and advanced 3D integration. The aim is to reduce the power, latency and infrastructure costs associated with moving data across conventional AI clusters.

The hardware challenge extends beyond silicon into the boards and systems that connect, power and support the accelerators.

They’re hiring a PCB Layout Engineer to own high-speed, high-power board designs from placement through fabrication release, working closely with packaging, signal and power integrity, and hardware systems engineers.

The role
  • Own board-level physical design, including stackup and impedance definition, placement, high-speed routing, and fabrication and assembly release packages.
  • Develop high-current power-delivery layouts supporting hundreds of amps and escape routing for large, fine-pitch accelerator BGAs.
  • Implement complex routing constraints covering controlled impedance, return paths, crosstalk, length and skew matching, and via structures.
  • Work with SI/PI, packaging and hardware systems teams to resolve constraints across the package-to-board interface.
  • Drive design for manufacture and assembly with PCB fabrication and contract manufacturing partners.
Your experience
  • At least eight years of PCB layout experience on server, networking or accelerator-class systems with high layer counts.
  • Strong practical experience in constraint-driven layout for complex high-speed, high-current boards.
  • Expertise in controlled impedance, stackup definition, return-path and crosstalk management, length and skew matching, and via optimization.
  • Hands-on experience with Cadence Allegro, Siemens Xpedition, Altium or equivalent layout tools.
  • Experience producing fabrication and assembly releases using formats such as Gerber, ODB++ or IPC-2581.
  • A track record of working closely with SI/PI, packaging and hardware systems engineers to implement and close complex constraint sets.
  • Experience with advanced package interfaces, chiplets, HBM, rigid-flex, backplanes, CAD automation or fabrication partner management would be useful but is not essential.

You’ll own the physical board designs that turn a new AI accelerator platform into working systems. Your decisions will affect signal quality, power delivery, manufacturability and how the hardware performs in the lab.

The role offers direct collaboration with silicon packaging and systems engineers, alongside responsibility for the designs that fabrication and assembly partners build.

This is an opportunity for someone who wants to take complex boards from layout through manufacturing release and stay involved when the hardware comes back.

To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary