Senior​/Staff Engineer – SerDes Analog​/Mixed-Signal Design

Upscale, Inc., is building the high-performance infrastructure powering the next generation of artificial intelligence. Backed by over $500M in funding and rapid global adoption, we are scaling systems designed for the world’s most demanding AI workloads.

We focus on first-principles engineering across silicon, systems, and networking—where performance, scale, and execution are critical.

Our team is talent-dense andhigh-performing. We value ownership, technical rigor, and speed, and we offer the opportunity to work on foundational problems with immediate, real-world impact.

If you’re looking to do high-impact work, move fast, and help define the infrastructure behind the future of AI—Upscale is where you can produce meaningful work at the frontier—and operate at a high standard.

Upscale AI is developing next-generation high-speed connectivity solutions for AI infrastructure and data centers. We are looking for talented analog and mixed-signal design engineers to develop advanced Ser Des circuits and foundation IP for next-generation high-bandwidth, energy-efficient interconnects.

• Design, simulate, and optimize analog and mixed-signal circuits for next-generation high-speed Ser Des and related IP.
• Perform transistor-level circuit design, behavioral modeling, and performance analysis to meet demanding power, performance, and area targets.
• Develop simulation test benches, analyze circuit behavior, and troubleshoot performance or convergence issues.
• Collaborate with architecture, digital design, physical design, layout, and validation teams to drive design integration and closure.
• Participate in design reviews, identify potential risks, and develop practical solutions to challenging circuit-level problems.
• Support physical implementation, post-layout verification, silicon characterization, and debug as needed.
• Develop scripts and automation to improve simulation efficiency, design productivity, and data analysis.
• Document design methodologies, simulation results, and technical findings.

• B.S., M.S., or Ph.D. in Electrical Engineering or a related technical field.
• Relevant experience in analog/mixed-signal IC design, high-speed circuit design, or semiconductor product development.
• Solid understanding of transistor-level circuit design, circuit analysis, and analog/mixed-signal simulation.
• Hands-on experience with SPICE-based simulators and standard IC design workflows.
• Familiarity with scripting languages such as Python, MATLAB, or equivalent tools.
• Strong analytical, problem-solving, communication, and teamwork skills.

• Experience developing high-speed Ser Des, wireline transceivers, data converters, clocking circuits, or other analog/mixed-signal IP.
• Experience developing AI-driven schematic or layout workflows.
• Familiarity with advanced CMOS process technologies and their circuit-design challenges.
• Experience with post-layout simulation, parasitic extraction, and circuit-performance optimization.
• Exposure to silicon bring-up, characterization, and circuit debug.
• Ability to independently own design tasks and drive them to completion.
• Experience in one or more of the following technical areas:
  • Fractional-N PLL, LC-VCO, DTC/TDC, multi-modulus divider (MMD).
  • Phase interpolator, injection-locked oscillator, multi-phase clock generator.
  • High-speed time-interleaved DAC and line driver.
  • Transimpedance amplifier, CTLE, PGA, high-speed voltage followers.
  • Time-interleaved SAR ADC, track-and-hold circuits.
  • Bandgap, PTAT, LDO, temperature sensor, charge pump, auto-zero comparator, R2R DAC.

We welcome engineers who enjoy solving challenging technical problems, learning new circuit architectures, and delivering innovative silicon…