Remote Senior SoC Verification Engineer – UVM​/SystemVerilog

An established industry player is seeking a Senior SoC Design Verification Engineer to join their innovative team. This role emphasizes hands-on experience in functional verification of complex SoCs using UVM and System Verilog. You will be responsible for developing test plans, creating test benches, and debugging designs, while collaborating with a skilled team. The position offers full-time employment with benefits, including stock options and a 401k plan.

If you are passionate about advancing your career in a dynamic environment and have a strong background in SoC verification, this opportunity is perfect for you.
#J-18808-Ljbffr