Senior Analog​/mixed-signal IC Developer - Acacia Hybrid

Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received.

This is a hybrid role that can be performed three days per week from our Ottawa office.

Acacia designs intelligent transceivers using advanced signal processing and photonic integration for the 100G, 400G and 1T bit speed fiber optic transmission market deployed in data center, metro, long-haul and ultra-long haul telecommunication networks.

We are a Mixed‑Signal IC design group that develops high speed >25 Gb/s), and high accuracy, analog designs for optical communications products. We optimize designs that will integrate into the ASIC. Our team interacts with other Acacia groups including TIA/DRV design, digital/DSP design, system design, package design, and module design.

• You will architect, design, layout, measure and productize ultra‑deep sub‑micron‑based CMOS products.
• You will lead efforts for a large block on a complex chip, mentor team members and track deliverables, participate in peer review of complex IC designs and provide solid design methodology from conception to production.
• You will also collaborate with packaging and hardware design team to ensure signal and power integrity specifications are met.
• You will develop high speed AMS circuits and best‑in‑class products that push the boundaries of what is possible.

• BSEE degree with 12+ years of experience or equivalent or an MS degree with 8+ years of experience, or equivalent or a PhD with 5+ years of experience, or equivalent
• Design, simulation and measurement of high speed ICs in at least 3 areas below:

High‑speed serial links utilizing serialize rs, de‑serialize rs, and data converters, voltage regulators, output drivers, phase locked loops, clock transmission/propagation, opamps, programmable gain amplifiers, and equalization

• Experience with high‑speed data converters and/or high‑speed serdes
• Experience with FinFET technology
• High‑frequency layout experience a plus:
• Passive component design: inductors, transformers, transmission‑lines, etc.
• Floor planning (power/ground, digital/analog signal routing, etc.) experience
• Custom transistor layout experience
• Experience designing for manufacturability
• Experience with ESD laboratory practices and methodology
• Experience with Cadence (Virtuoso), Spectre/APS/SpectreX, Matlab, EMX
• Experience with mixed‑signal simulations in AMS

Cisco may use AI Tools to review candidate‑provided details—such as skills, experience, location, and education—to determine how closely candidates match job criteria. AI Tools are intended to guide and support the recruitment team in identifying and prioritizing candidates but are not used in isolation or without human judgment. For more information about Cisco’s use of AI please see the Job Candidate Privacy Statement found here.

The starting salary range posted for this position is $ to $ and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation, equity, or benefits.
Individual pay is determined by the candidate's hiring location, market conditions, job‑related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long‑term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.

U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:

• 10 paid holidays per full…