Mixed Signal IP Integration Engineer – New Grad

They gather information about your interactions on the site, such as which pages you visit frequently, how long you stay, and the links or buttons you click. They help us record any difficulties you have with the website and help us to evaluate the effectiveness of our advertising. By analyzing this data, we can understand what aspects of our site are effective and identify areas for improvement.
* This is a secondary processing purpose.
* This is a secondary processing purpose.
* This is a primary processing purpose.
* This is a secondary processing purpose.

Mixed Signal IP Integration Engineer
- New Grad page is loaded## Mixed Signal IP Integration Engineer
- New Grad locations:
Ottawa time type:
Full time posted on:
Publié aujourd'huijob requisition : R031688

As the global leader in high-speed connectivity, Ciena builds the critical infrastructure powering the AI era. We're a technology company shaping the future of networking, guided by innovation, integrity, and collaboration. Through development opportunities, meaningful work, and flexibility, Ciena supports growth and well-being - on and off the job. Connect with a career that matters.

Join a team focused on the design and integration of custom mixed-signal macros within an ASIC flow for next-generation high-baud-rate optical modems. Work involves advanced nanoscale CMOS technologies that enable high-performance optical and electrical interfaces. The role provides opportunities to contribute to mixed-signal circuit design and IP integration activities in a collaborative engineering environment.
** How you will make an impact:
*** Utilize knowledge of electronics, mathematics, VLSI design, and computer-aided design tools to solve engineering design challenges.
* Generate representations of mixed-signal blocks for the digital design team, including Verilog, Library Exchange Format, Liberty timing files, documentation, preliminary and final layout files, and SPICE netlists for chip-level LVS as part of IP integration activities.
* Develop understanding of the design and place-and-route of macro-level standard cell interfaces to facilitate analog-digital timing handoff and static timing analysis.
* Contribute to digital integrated circuit design using standard cell libraries and develop design-for-test solutions and models aligned with ASIC test methodologies.
** The must haves:
**
* Education:

Completed a bachelor's or master's degree in electrical or computing engineering.

* Experience:

Previous internship, co-op, or applied project experience relevant to the role.
* Analog design principles and experience with schematic capture, layout, extraction, pre- and post-layout analog simulation, design rule checking, and layout versus schematic verification.
* Fully conversant with the custom IC tools from Cadence Design Systems.
* A solid understanding of digital design, including Verilog/RTL, place-and-route, and static timing analysis.
* Prior experience with Cadence Innovus or Synopsys Integrated Circuit Compiler II.
** Nice to haves:
*** Scripting in Python and Cadence Skill language
* Excellent oral and written communication skills
* Confident working in both Windows and Linux environments
** Pay range:
** The salary range for this role is 75,100.Pay ranges at Ciena are designed to accommodate variations in knowledge, skills, experience, market conditions, and locations, reflecting our diverse products, industries, and lines of business. Please note that the pay range information provided in this posting pertains specifically to the primary location, which is the top location listed in case multiple locations are available.

Non-Sales employees may be eligible for a discretionary incentive bonus, while Sales employees may be eligible for a sales commission. In…