Analog Mixed Signal Layout Engineer

Position: Staff Analog Mixed Signal Layout Engineer (f/m/div)
Do you have experience in mixed signal layout and are eager to contribute to groundbreaking projects? If you’re ready to take your career to the next level and make a real impact, we’d love to hear from you! Join our innovative team in Padova!

Job Description
As a Staff Engineer, you’ll lead the layout design of analog and mixed-signal circuits, contributing to the success of our leading-edge projects. As a key player, you will collaborate with cross-functional teams to deliver high-quality layouts, ensuring the seamless integration of analog circuits into our products.
In your new role you will:
Be responsible for  floorplan, placement, routing, verification  and  release of top-level layout database
Act as a  strong team player  and  interact with different stakeholders  assigned to the same project
Plan overall project schedule , distribute tasks to project team members and coordinate the activities delegated to other team members
Support the schedule and plan arrangements to  meet project milestones deadlines , reporting regularly to project manager the status of the entire layout development
Perform  critical circuit block ,  subsystem and top-level layout and verification  using state-of-the art tools (Cadence Virtuoso) and techniques
Participate in  layout design of Analog circuits  (block/IP/chip)  floor planning  from scratch, performing routing & layout verification and resolve violations
Co-lead the analog layout design  by working closely with team leader
Conduct  thorough layout design reviews  internally & external review with circuit designers
Provide guidance/coaching/mentoring to junior engineers  for on time delivery & quality
Contribute to  methodology improvements  and new tools/methods evaluation
Your Profile
You have strong teamwork and collaboration abilities, essential for effectively participating in cross-functional activities and fostering a cooperative work environment. Furthermore, you have excellent problem-solving and analytical thinking crucial for addressing complex layout challenges and driving innovative solutions. Your proficient communication and interpersonal skills allow you to have a clear and effective interaction with both technical and non-technical stakeholders. Your strong time management and planning skills enable you to prioritize tasks and meet project deadlines efficiently.

Additionally, your leadership and/or mentorship skills would be important for guiding and developing junior engineers, contributing to the growth and success of the team.
You are best equipped for this task if you have:
A  Bachelor’s degree in Electrical, Electronic, or Microelectronic Engineering  with  VLSI exposure
5-7 years  of hands-on  experience in Analog Layout , with a focus on submicron CMOS technologies
Expertise on  matching, parasitic reduction, ESD, DFM etc .
Knowledge of  Unix OS and Cadence/Mentor/Synopsis tools
Strong  technical, analytical & problem-solving skills in Analog layout design
Fluency in English  (mandatory)
We Are In   for driving decarbonization and digitalization. As a global leader in semiconductor solutions in power systems and IoT, Infineon enables game-changing solutions for green and efficient energy, clean and safe mobility, as well as smart and secure IoT. Together, we drive innovation and customer success, while caring for our people and empowering them to reach ambitious goals. Be a part of making life easier, safer and greener.
At our R&D center in Padova we develop next generation Automotive applications. We combine Italian creativity with German operational excellence to develop innovative semiconductor solutions for clean, safe and smart cars.
We are on a journey to create the best Infineon for everyone. This means we embrace diversity and inclusion and welcome everyone for who they are. At Infineon, we offer a working environment characterized by trust, openness, respect and tolerance and are committed to give all applicants and employees equal opportunities.

#J-18808-Ljbffr