Yield Optimization Lead — Wafer Fab
Listed on 2026-11-05
-
Engineering
Quality Engineering, Process Engineer
Renesas Palm Bay is seeking a Senior Wafer Fab Yield Engineer to drive systematic yield improvement across semiconductor wafer fabrication. You will analyze data from inline metrology to defect inspection and lead corrective actions.
The role requires cross-functional collaboration with Process/Equipment Engineering and Failure Analysis to reduce variability and accelerate problem resolution. We value strong statistical skills, DOE design experience, and the ability to mentor engineers.
For the Yield Optimization Lead — Wafer Fab position at Renesas, we are reviewing applications now.
This position is for the Yield Optimization Lead — Wafer Fab role at Renesas.
We are seeking a motivated Yield Optimization Lead — Wafer Fab to join Renesas in Palm Bay, FL, United States.
Consider building your career as a Yield Optimization Lead — Wafer Fab at Renesas.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).