Mid-Senior ASIC Physical Verification Engineer

A leading engineering services firm is seeking a Physical Verification Engineer (ASIC Design) with over 10 years of experience in verifying ASIC layouts. The role requires expertise in DRC, LVS, and verification automation using Tcl or Python. Candidates must have a relevant degree and experience with tools like Mentor Graphics Calibre and Synopsys ICV. This contract role, based in Phoenix or remotely from the USA and Canada, involves collaboration with cross-functional teams to deliver high-quality designs meeting foundry specifications.
#J-18808-Ljbffr