×
Register Here to Apply for Jobs or Post Jobs. X

Semiconductor Device Modeling Engineer

Job in Phoenix, Maricopa County, Arizona, 85003, USA
Listing for: Intel
Full Time position
Listed on 2026-10-05
Job specializations:
  • Engineering
    Electronics Engineer, Electrical Engineering, Systems Engineer
Salary/Wage Range or Industry Benchmark: 150000 - 285000 USD Yearly USD 150000.00 285000.00 YEAR
Job Description & How to Apply Below

About The Team

The Compact Device Modeling Group (CDMG) is part of Intel's Design Enablement (DE) organization. DE is a key pillar in enabling Intel to deliver design, development, and manufacturing services that allow internal and external customers to bring winning products to the marketplace. Your work will directly enable design teams to get to market faster with leadership products based on innovative technologies.

Job

Details

Job Description:

About The Team

The Compact Device Modeling Group (CDMG) is part of Intel's Design Enablement (DE) organization. DE is a key pillar in enabling Intel to deliver design, development, and manufacturing services that allow internal and external customers to bring winning products to the marketplace. Your work will directly enable design teams to get to market faster with leadership products based on innovative technologies.

As a member of CDMG, you will be at the forefront of co‑optimizing Intel's state‑of‑the‑art process technology, enabling customers with diverse design needs to deliver best‑in‑class products for data‑centric applications.

As a Semiconductor Device Modeling Engineer, you will be responsible for characterizing device behavior and generating/updating device models for new technologies while ensuring robust and accurate model simulations.

Qualifications

Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications
  • Master's degree in Electrical Engineering or a related discipline with a minimum of 3+ years of industry experience in the semiconductor field; OR
  • PhD in Electrical Engineering or a related discipline with a minimum of 1 year of industry or research experience and a dissertation focused on semiconductor devices or processes.
  • Hands‑on experience in Python or C, Shell programming.
  • Experience or course work in semiconductor device physics, process flow, layout and simple circuit design and simulation.
  • The ability to work independently after the initial ramp‑up time.
Preferred Qualifications
  • A Ph.D. degree in electrical engineering or related discipline with 3 + years of industry experience in the semiconductor field.
  • Experience in BSIM models and other compact models, extraction tools (ICCAP or MBP), and commercially available simulators. (example: HSPICE, SPECTRE, etc.)
  • Understanding of corner, statistical and sub‑circuit models and their usages.
  • Understanding of layout effects and models.
  • Understanding of basic analog and digital circuit blocks and model interaction.
  • Hands‑on experience in semiconductor device DC/CV characterization tools, techniques, and systems. Experience in test automation and RF/noise/reliability tests is a plus.
  • Understanding of Aging Simulations and reliability methodologies and tools is a plus.
  • Experienced in a Cadence design environment, including schematic capture, analog design environment, virtuoso layout design, DRC, LVS, and layout extractions.
Job Type

Experienced Hire

Shift

Shift 1 (United States of America)

Primary Location

US, California, Santa Clara

Additional Locations

US, Arizona, Phoenix, US, Oregon, Hillsboro

Posting Statement
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation or ordinance.Position of Trust

N/A

Benefits

We offer a total compensation package that ranks among the…

To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary