×
Register Here to Apply for Jobs or Post Jobs. X

Silicon Packaging Design Architect

Job in Phoenix, Maricopa County, Arizona, 85003, USA
Listing for: Intel Corporation
Full Time position
Listed on 2026-10-16
Job specializations:
  • Engineering
    Electrical Engineering, Systems Engineer, Packaging Engineer, Electronics Engineer
Salary/Wage Range or Industry Benchmark: 164000 - 312000 USD Yearly USD 164000.00 312000.00 YEAR
Job Description & How to Apply Below
Job Details:

Job Description:

The Role and Impact

We are seeking a Silicon Packaging Design Architect to join our team, where you will drive end-to-end package solutions for physical, electrical, and cost requirements. In this senior engineering role, you will collaborate with cross-functional teams to design, troubleshoot, and continuously improve packaging standards and processes, ensuring high-quality package output. Your contributions will directly impact the seamless transition of designs to production and enhance Intel's advanced packaging technologies.

Business

Group

As part of Intel Corporation's dynamic and innovative ecosystem, this role resides within the Silicon Packaging Architecture team, focused on developing advanced packaging solutions that enable Intel's cutting-edge silicon technologies. The team plays a vital role in ensuring packaging, and 3D IC designs meet technical, mechanical, and reliability standards while supporting Intel's broader mission to drive world-changing advancements in technology.

Key Responsibilities
  • Translate product requirements into detailed package architecture specifications.
  • Drive technology tradeoff decisions to ensure silicon packages conform to electrical, mechanical, thermal, and reliability standards.
  • Collaborate with silicon, hardware, and package teams to deliver high-quality package solutions and overcome roadblocks.
  • Oversee the end-to-end package development process, including design, procedures, and continuous improvements to quality standards.
  • Troubleshoot packaging designs and resolve issues related to materials and processes, providing innovative and cost-effective solutions.
  • Implement co-design strategies between silicon and board design teams to optimize product performance and cost.
  • Collaborate with EDA partners to advance package design tools and optimize design methods.
Core Competencies
  • Strong analytical, communication, and organizational skills.
  • Proven ability to manage multiple priorities and deadlines in a dynamic environment.
Minimum Qualifications
  • US Citizenship required.
  • Ability to obtain and maintain US Government TS/SCI Security Clearance with Polygraph.
  • Option 1:
    Bachelor's degree in electrical engineering, mechanical engineering, chemical engineering, materials science or in a STEM related role with 6+ years of experience.
  • Option 2:
    Master's degree in electrical engineering, mechanical engineering, chemical engineering, materials science or in a STEM related role with 4+ years of experience.
  • Option 3:
    Ph.D. in electrical engineering, mechanical engineering, chemical engineering, materials science or in a STEM related role with 2+ years of experience.
  • 2+ years of hands-on experience in semiconductor fabrication, chip assembly, or packaging.
  • Experience in electromagnetic simulation tools such as Mentor, Cadence tools, SPICE, Ansys tools, or similar platforms.
  • Experience with Cadence Allegro platform tools (PCB Editor, Advanced Package Designer, APD/SiP, Concept HDL, Sigrity) and/or Mentor Xpedition platform tools (PCB Layout/XPD, Designer, Hyperlynx).
  • In-depth knowledge of assembly processes, test methodologies, and characterization techniques.
Preferred Qualifications
  • Active US Government TS/SCI Security Clearance with Polygraph.
  • 10+ years of experience with profound knowledge in Package, PCB design, or IC digital design.
  • Experience in troubleshooting and optimizing packaging designs for cost and quality.
  • Strong analytical and problem-solving skills, including the ability to identify, isolate, and resolve complex design issues.
  • Experience in semiconductor fabrication and packaging processes.
  • Experience collaborating with multidisciplinary teams across various levels of abstraction.
  • Experience with technology trade-off decisions to ensure high-quality package outputs.

We look forward to welcoming innovative thinkers who are passionate about shaping the future of technology.

Job Type

Experienced Hire

Shift

Shift 1 (United States of America)

Primary Location

US, Arizona, Phoenix

Additional Locations

Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits

We offer a total…

To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary