Lead, -Speed ASIC Packaging & SI/PI Design
Listed on 2026-10-30
-
Engineering
Packaging Engineer, Hardware Engineer, Electronics Engineer, Systems Engineer
Cisco Silicon One in California is seeking a Signal and Power Integrity Technical Lead to define, design, and verify ASIC packaging for high-performance platforms. You will develop design rules for ultra-high-speed signaling, assess SI/PI, and guide layout teams to optimize interposers, substrates, and PCBs.
You’ll lead architecture discussions, mentor junior engineers, and drive post-layout extraction and reporting to meet tight performance and reliability targets.
Our team is growing, and we are hiring a Lead, High-Speed ASIC Packaging & SI/PI Design in San Jose, CA, United States.
For the Lead, High-Speed ASIC Packaging & SI/PI Design position at 020 Cisco Systems, Inc., we are reviewing applications now.
Step into the Lead, High-Speed ASIC Packaging & SI/PI Design role at 020 Cisco Systems, Inc. in San Jose, CA, United States and grow with us.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).