×
Register Here to Apply for Jobs or Post Jobs. X

Senior Digital Design Engineer — FPGA​/ASIC RTL Lead

Job in Riyadh, Riyadh Region, Saudi Arabia
Listing for: Skydrop
Full Time position
Listed on 2026-05-11
Job specializations:
  • Engineering
    Systems Engineer, Electronics Engineer
Salary/Wage Range or Industry Benchmark: 200000 - 300000 SAR Yearly SAR 200000.00 300000.00 YEAR
Job Description & How to Apply Below
Skydrop is seeking an experienced Digital Design Engineer to lead RTL design and verification for digital subsystems. In this role, you'll impact the development and execution of high-performance designs in FPGA and ASIC environments. Candidates should have 5-10 years of experience, strong proficiency in System Verilog and/or VHDL, and an expert understanding of synchronous design principles. A command of timing closure and debugging skills is essential, and experience mentoring junior engineers is desired.
#J-18808-Ljbffr
Position Requirements
10+ Years work experience
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary