×
Register Here to Apply for Jobs or Post Jobs. X

AI​/ML Design Verification Methodology Lead Engineer

Job in San Diego, San Diego County, California, 92189, USA
Listing for: Qualcomm
Full Time position
Listed on 2025-10-11
Job specializations:
  • Engineering
    Systems Engineer, Electronics Engineer, Software Engineer
Salary/Wage Range or Industry Benchmark: 176300 - 264500 USD Yearly USD 176300.00 264500.00 YEAR
Job Description & How to Apply Below

General

Summary:

As a AI/ML Design Verification Methodology Lead, will involve in developing and implementing verification strategies, methodologies, and environments to ensure the functionality, performance, and robustness of variety of Qualcomm WIFI, connectivity and IOT devices architectures. The successful candidate will also lead a team of verification engineers and collaborate closely with design, architecture, and software teams.

Job Responsibilities
  • This role involve defining and driving AI/ML verification methodology, developing and enhancing constrained-random verification environments using System Verilog and UVM.

  • Leading and mentoring a team of verification engineers, and collaborating cross-functionally with other teams.

  • Explore innovative DV methodologies (formal, simulation, and emulation strategies) to continuously push the quality and efficiency of test benches by adopting emerging techniques and tools.

  • Act as a technical point of contact to the different IP and SoC design teams

  • Provide technical leadership through personal example, mentorship, and strong teamwork

Required Skillset
  • Over 5 years of ASIC/SoC verification experience, with at least 2 years in a leadership role.

  • Experience with various aspects of digital verification such as test automation, code and functional coverage, constraint randomization, system Verilog assertions, and performance.

  • Candidate should have proven experience in verifying complex AI/ML hardware or high-performance compute cores.

  • Proficiency in System Verilog / UVM based verification skills, experience with assertions, and coverage-based verification methodology

  • Experience with C/C++, assembly language.

  • Knowledge of low power design concepts and power management is a big plus.

  • Strong communication and leadership skills are also required.

  • Experience with AMBA bus protocols

  • Experience with GLS, and scripting languages such as Perl, Python is a plus

Minimum Qualifications:
  • Bachelor's degree in Science, Engineering, or related field and 6+ years of ASIC design, verification, validation, integration, or related work experience.

  • OR Master s degree in Science, Engineering, or related field and 5+ years of ASIC design, verification, validation, integration, or related work experience.

  • OR PhD in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.

Preferred Qualifications:
  • Master s degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science.

  • 9+ years of ASIC design, verification, validation, integration, or related work experience.

  • 3+ years of experience with architecture and design tools.

  • 3+ years of experience with scripting tools and programming languages.

  • 3+ years of experience with design verification methods.

  • 2+ years of work experience in a role requiring interaction with senior leadership (e.g., Director level and above).

Principal Duties and Responsibilities:
  • Leverages advanced ASIC knowledge and experience to define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power products.

  • Creates highly advanced architectures, circuit specifications, logic designs, and/or system simulations based on system-level requirements.

  • Collaborates across functional teams (e.g., software architecture, hardware architecture, product management, program management teams) to develop and execute an implementation strategy that meets system requirements and customer needs.

  • Evaluates all aspects of highly complex process flow from high-level design to synthesis, place and route, timing and power use, and verification or similarly for custom circuit design/layout flow.

  • Utilizes tools/applications (e.g., RTL to GDS Flow, Virtuoso) to execute and enable highly advanced architecture and design of multiple complex blocks/SoC or IC Packages.

  • Writes detailed technical documentation for highly complex EDA/IP/ASIC projects; reviews technical documentation for junior engineers.

Level of Responsibility:
  • Provides supervision/guidance to other team members.

  • Decision-making is significant…

To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)

Job Posting Language
Employment Category
Education (minimum level)
Filters
Education Level
Experience Level (years)
Posted in last:
Salary