Technical Director, Digital Design and Verification

Technical Director, Digital Design and Verification

Location:

San Diego, CA, US

pSemi Corporation is a Murata company driving semiconductor integration. pSemi builds on Peregrine Semiconductor's 30-year legacy of technology advancements and strong IP portfolio but with a new mission-to enhance Murata's world‑class capabilities with high‑performance semiconductors. With a strong foundation in RF integration, pSemi's product portfolio now spans power management, connected sensors, optical transceivers, antenna tuning and RF frontends. These intelligent and efficient semiconductors enable advanced modules for smartphones, base stations, personal computers, electric vehicles, data centers, IoT devices and healthcare.

From headquarters in San Diego and offices around the world, pSemi's team explores new ways to make electronics for the connected world smaller, thinner, faster and better.

The Technical Director of Digital Design and Verification supervises and directs teams in San Diego, CA and Austin, TX, as well as the pSemi India Design Center (IDC) in Chennai, India. The Technical Director is expected to lead, hire, train, and mentor engineers to develop industry‑leading solutions. As the technical leader, this person is expected to manage and guide their team, drive digital design, develop processes and methodologies, including defining verification methodology, and tracking deliverables, to ensure timely and high‑quality execution.

The Technical Director will work with cross‑functional teams, such as Marketing, Product, and Test Engineering teams to support pSemi's advanced products and IP from definition through release to end‑of‑life.

• Manage and mentor digital design and verification teams across multiple sites
• Drive hiring, training, and career development initiatives
• Oversee project planning, resource allocation, and deliverable tracking
• Architect, design, and verify digital logic to meet critical power, performance, and area targets
• Contribute to the design team efficiency, productivity, and quality through flow and methodology improvements
• Prepare and hold architecture, design, and verification reviews with technical staff through the project life cycle
• Support Front‑end & Mid‑end and related tasks such as synthesis, timing closure, DFT, ATPG etc.
• Support test vector generation, silicon validation
• Support Digital characterization programs and data analysis
• Support AMS verification
• Work with interdisciplinary teams to identify automation and tool requirements
• Ensure smooth transition from design to mass production

• 15+ years' experience or equivalent in digital design and verification
• 5+ years' experience in managing individuals and teams
• Excellent communication, management, and coaching skills; able to simplify complex ideas and mentor team members to grow and achieve excellent results
• Demonstrated project management skill to coordinate activities across multiple designs simultaneously
• Ability to work in a fast paced, multi‑tasking environment
• Demonstrated experience in ASIC systems and circuit analysis, digital architectures, design & front‑end support, verification/validation, mid/back‑end coordination, test, product development, and mass production product releases
• Key technical skillsets:
  • Fundamental knowledge of digital circuits, transistor level design, systems, and architectures
  • Strong knowledge of digital methodologies and flows
  • In‑depth knowledge of RTL/Verilog, and familiarity with mid/back‑end digital design
  • Expertise in front‑end digital including timing, synthesis
  • Expertise designing digital circuits, state‑machines, serial interfaces, and integrating IP such as SRAM, OTP
  • Familiarity with interface specifications such as MIPI RFEE, SPI, I2C, I3C etc.
  • Experience working in sub‑micron technologies, low‑power domain
  • Strong knowledge of clock domain crossing, power domain methodologies and designs, low‑power designs
  • Fundamental knowledge of high‑level programming languages - C++, C#, Perl, Python, Tcl, Makefile
  • Deep experience with Cadence and Synopsys tool suites
  • Familiarity with pre‑silicon verification and post‑silicon…