×
Register Here to Apply for Jobs or Post Jobs. X

Senior Post-Silicon ASIC Validation Engineer

Job in San Francisco, San Francisco County, California, 94199, USA
Listing for: Eridu Corporation
Full Time position
Listed on 2025-12-15
Job specializations:
  • Engineering
    Systems Engineer, Hardware Engineer
Salary/Wage Range or Industry Benchmark: 185000 - 250000 USD Yearly USD 185000.00 250000.00 YEAR
Job Description & How to Apply Below
A leading AI hardware startup in San Francisco is seeking a Post-Silicon ASIC Validation Engineer. The ideal candidate will focus on validating complex multi-die systems and high-speed interconnects. Responsibilities include driving validation planning and execution, developing automation, and collaborating with design teams. Candidates should have a relevant degree and expertise in ASIC validation, UCIe standards, and Python scripting. The role offers a salary range of $185,000 - $250,000 annually, depending on experience.
#J-18808-Ljbffr
Position Requirements
10+ Years work experience
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)

Job Posting Language
Employment Category
Education (minimum level)
Filters
Education Level
Experience Level (years)
Posted in last:
Salary