Senior Design Verification Engineer

Senior Design Verification Engineer – Chiparama

We are seeking an experienced Verification Engineer to develop test plans, build verification environments, and ensure functional correctness of complex hardware IPs and SoCs. The ideal candidate will have deep expertise in System Verilog/UVM-based verification methodologies, as well as experience with simulation, formal verification, and emulation platforms.

• Develop and execute test plans for block-level, IP-level, and SoC-level verification.
• Build and maintain UVM/System Verilog test benches (drivers, monitors, agents, checkers, scoreboards).
• Write test cases and directed/random sequences to achieve coverage goals.
• Debug failures in collaboration with design, architecture, and software teams.
• Track and drive functional and code coverage closure.
• Leverage formal verification, emulation, and FPGA prototyping to validate cutting‑edge designs.
• Document verification methodology, results, and best practices.

• Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field.
• 5–20+ years of hands‑on verification experience at block/IP/SoC level.
• Strong knowledge of System Verilog, UVM methodology, and RTL design fundamentals.
• Proficiency in debugging with simulation tools (VCS, Questa, Xcelium, etc.).
• Experience with ARM AMBA protocols (AXI, AHB, APB) and memory/cache subsystems.
• Hands‑on knowledge of coverage‑driven verification and writing assertions (SVA).

• Experience with ARM CHI protocol or other coherency protocols.
• Familiarity with formal verification tools (Jasper Gold, One Spin).
• Knowledge of emulation/prototyping platforms (Cadence Palladium, Mentor Veloce, Synopsys Zebu, FPGA prototyping).
• Scripting skills in Python, Perl, or TCL for automation and regression management.
• Exposure to RAS (Reliability, Availability, Serviceability) features and QoS in interconnect fabrics.

Mid‑Senior level

Contract

Engineering Services and Semiconductor Manufacturing