×
Register Here to Apply for Jobs or Post Jobs. X

ASIC; Integrated Circuit Verification Lead

Job in San Francisco, San Francisco County, California, 94199, USA
Listing for: SQL Pager LLC
Full Time position
Listed on 2026-01-07
Job specializations:
  • IT/Tech
    Systems Engineer
  • Engineering
    Systems Engineer, Electronics Engineer
Salary/Wage Range or Industry Benchmark: 200000 - 250000 USD Yearly USD 200000.00 250000.00 YEAR
Job Description & How to Apply Below
Position: ASIC (Application Specific Integrated Circuit) Verification Lead

ASIC Verification Lead

Client Overview
Client is building the first latency optimized SoC for their industry. Using its proven AI accelerator designs, it is targeting best in class latency with order of magnitude improvements for years to come.
Low Latency has become the key enabler for the niche and other real-time application and the current industry’ state-of-the art is just not up to the task. Client has been developing its Neural Net Engines accelerators, optimizing it for Latency and achieving the best LPPA (Latency, Performance, Power, Area) in the field. We are now building the corresponding SoC, to deliver unrivaled products to mission-critical and real-time applications.
This is a fast-paced, intellectually challenging position, and you will work with a talented team driven by innovation and excellency. You’ll have relentlessly high standards for yourself and everyone you work with, and you’ll be constantly looking for ways to improve our products' performance, quality and cost.
We’re changing the meaning of low latency and we want individuals ready to rise up to the challenge and take the industry by storm.



Job Responsibilities

· We are seeking a seasoned and dedicated hands-on ASIC Verification Lead to help develop an ASIC for our artificial intelligence computing architecture

· As an ASIC Verification Lead, you will be participating in Architecture definition and modeling, micro-architecture review.

· You will be responsible for developing the verification and emulation environment, chip and block level test plan, post-silicon bring-up scripts and plan.

· You will collaborate with design, software and hardware teams to ensure a successful product delivery.

Required Skills

  • MS with 10+ years or PhD with 8+ years, 5+ years in ASIC verification team lead and management.
  • Experience in high-performance data center or similar ASIC verification
  • Good knowledge on ASIC design and verification methodologies and flows
  • Hand-on experience:
    System Verilog, C++, Perl/Python, UVM
  • Experience with processor design, AI/Deep Learning, PCIe/DDR, FPGA emulation
  • Proven track record as verification lead on several production tape outs
  • Excellent written and verbal interpersonal skills

Featured benefits

  • Medical insurance
  • Vision insurance
  • Dental insurance
  • 401(k)
#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)

Job Posting Language
Employment Category
Education (minimum level)
Filters
Education Level
Experience Level (years)
Posted in last:
Salary