Senior ASIC DFT/DV Engineer – Hybrid
Listed on 2026-10-17
-
Engineering
Test Engineer, Systems Engineer
Cisco Systems, Inc. in the United States is seeking a senior test engineer to lead DFT test planning and testbench development for advanced silicon devices. You will collaborate across design, verification and PD teams to integrate test logic through all stages from design to post-silicon validation.
The role requires strong System Verilog expertise, DVE/Verdi debugging, and scripting with TCL and Python. This is a hybrid position with locations in San Jose or Austin.
As a Senior ASIC DFT/DV Engineer – Hybrid, you will play an important part at Cisco Systems, Inc. in San Jose, CA, United States.
Our group is growing, and we are hiring a Senior ASIC DFT/DV Engineer – Hybrid in San Jose, CA, United States.
This opening is for the Senior ASIC DFT/DV Engineer – Hybrid role at Cisco Systems, Inc.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).