IVR​/DIC Design Flow Engineer

Select how often (in days) to receive an alert:

We are seeking a highly skilled and motivated Analog & Mixed‑Signal / 3

DIC Design Flow Engineer to lead development of Integrated Voltage Regulator (IVR) flows for advanced 3

DIC technologies. This role is critical to enabling efficient power delivery for AI and HPC workloads. The engineer will design and implement 3

DIC‑compatible analog flows by collaborating with third‑party electronic design automation (EDA) tool vendors, analog/digital/3

DIC design teams, model teams, advanced/3

DIC technology teams and worldwide customers, and drive system‑level integration into GPU and SoC platforms. The position requires deep expertise in analog/mixed‑signal design, 3

DIC integration, and EDA tool enablement.

• Develop AMS/3
  
  DIC design flows compatible with TSMC PDKs, focusing on IVR integration.
• Construct schematic and simulation methodologies for 3
  
  DIC analog design.
• Collaborate with EDA vendors to enable and enhance tool features, building customized design scripts.
• Deliver flows optimized for large‑scale GPU/SoC integration to support customer tape‑outs.
• Work with cross‑functional teams (3
  
  DIC, analog, digital, model, process R&D) to define specifications and requirements.
• Stay current with emerging trends in IVR, AMS, and 3
  
  DIC to shape future design methodologies.

• Master's or Ph.D. in Electrical Engineering, Computer Engineering, or related field.
• 15+ years of proven experience in analog and mixed‑signal design with PMIC/IVR focus.
• Strong knowledge of 3
  
  DIC design integration and analog flow development.
• Proficiency with Cadence/Synopsys/Ansys and other AMS/3
  
  DIC EDA tools (schematic, layout, simulation, extraction).
• Strong analytical and problem‑solving skills for design and CAD issues.
• Effective collaboration and communication skills across global teams.

• Programming skills in Python, Perl, SKILL, TCL, or Shell for design automation.
• Experience with Verilog/Verilog‑A/AMS or other chip behavior modeling.
• Knowledge of PDN extraction, SI/PI, thermal, and reliability analysis (Totem, Voltus‑Fi, Redhawk, Celsius, etc.).
• Exposure to API development for EDA tool integration.
• Knowledge of machine learning techniques for design optimization.

San Jose, CA or Hsinchu, Taiwan.

At TSMC, we are at the forefront of semiconductor innovation, enabling the most advanced technologies in the world. By joining our team, you will work on cutting‑edge challenges in high‑performance computing, 2.5D/3

DIC integration, and power distribution networks that directly shape the future of technology. We offer an environment that fosters collaboration, growth, and impact—empowering you to bring groundbreaking ideas to life.

As a trusted technology and capacity provider, TSMC is driven by the desire to be:

• The world’s leading dedicated semiconductor foundry
• The technology leader with a strong reputation for manufacturing excellence
• Advancing semiconductor manufacturing innovations to enable the future of technology

TSMC pioneered the pure‑play foundry business model when it was founded in 1987 and has been the world’s leading dedicated semiconductor foundry ever since. The Company supports a thriving ecosystem of global customers and partners with the industry’s leading process technologies and a portfolio of design enablement solutions to unleash innovation for the global semiconductor industry. With global operations spanning Asia, Europe, and North America, TSMC serves as a committed corporate citizen around the world.

In North America, TSMC has a strong sales and service organization that works with customers by helping them achieve silicon success with cutting‑edge technologies and manufacturing excellence. The Company…