More jobs:
Senior System Level Verification Engineer
Job in
San Jose, Santa Clara County, California, 95173, USA
Listed on 2026-10-22
Listing for:
Axiado Corporation
Full Time
position Listed on 2026-10-22
Job specializations:
-
Engineering
Hardware Engineer, Test Engineer, Systems Engineer
Job Description & How to Apply Below
Founded in 2019 and now over 150 employees are strong, Axiado has evolved into a recognized leader in the convergence of AI, security, and silicon innovation. We partner with and are actively engaged in commercial programs with multiple Tier 1 industry leaders, validating both our technology and our long-term market trajectory. Axiado has also won numerous industry awards for our ground-breaking products and technological innovations, including being named one of Fast Company’s 2025 Top 10 Most Innovative Companies in Security, winning the 2025 Global Info Sec Award for Outstanding AI Security Solution, and being named a finalist for the Global Semiconductor Alliance’s 2025 “Start-Up to Watch” award.
At Axiado, developing breakthrough technology takes more than great engineering—it takes a team of exceptional people who collaborate boldly, challenge assumptions, and take pride in building what comes next. We value curiosity, execution, respect, and a shared desire to make a meaningful impact on the security and reliability of the digital world. If you’re driven to innovate, energized by hard problems, and excited to help define the future of secure AI infrastructure, we invite you to apply and join us on this journey.
Job Description Design Verification Technical Team Lead position is your opportunity to join one of the industry’s leading companies in Smart Edge SoCs for network/systems control, management security systems, and IOT.You will be responsible for chip level verification of complex ARM based SOC HW, debugging, and ROM and FW bringup.
Key Responsibilities Develop SOC system level test environment for simulation and emulation, including log generation, backdoor configuration and device modeling
Develop testplan and tests, including error condition tests and stress tests
Run and debug tests in regressions, both in simulation and on emulator
Work with other teams in root-causing HW issues, and creating system level test cases for them Validation ROMWork with SW team in debugging device driver issues, and OS boots
Qualifications7 years of DV or validation experience, and 5 years of system Level verification experience using CHas worked through complete project cycle of an SOC ASIC chip Thorough understanding of CPU and its debug architecture, as well as SOC system architecture
Proficient in programming and modeling typical SOC connected devices, such as JTAG, UART, SPI, I2C.Proficient in test planning, test case development using C, and self checking in such tests
Proficient in RTL debugging using waveform viewer
Mastery in C programming, and fluent in scripting languages such as Make, Python, Perl and shell script
Fluent in documentation and issue tracking using Confluence and Jira tools
Preferred experience in Validation on emulation, FPGA and post-silicon
Complex IP interface validation of USB, Ethernet, PCIE, DDRUsing AI tools in test planning, generation and debugging
Additional Information Axiado is committed to attracting, developing, and retaining the highest caliber talent in a diverse and multifaceted environment. We are headquartered in the heart of Silicon Valley, with access to the world's…
Position Requirements
10+ Years
work experience
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
Search for further Jobs Here:
×